Protocol-level performance analysis and implementation for anti-collision protocols in RFID systems by Berhea, Mohammed
University of Windsor 
Scholarship at UWindsor 
Electronic Theses and Dissertations Theses, Dissertations, and Major Papers 
2008 
Protocol-level performance analysis and implementation for anti-
collision protocols in RFID systems 
Mohammed Berhea 
University of Windsor 
Follow this and additional works at: https://scholar.uwindsor.ca/etd 
Recommended Citation 
Berhea, Mohammed, "Protocol-level performance analysis and implementation for anti-collision protocols 
in RFID systems" (2008). Electronic Theses and Dissertations. 8233. 
https://scholar.uwindsor.ca/etd/8233 
This online database contains the full-text of PhD dissertations and Masters’ theses of University of Windsor 
students from 1954 forward. These documents are made available for personal study and research purposes only, 
in accordance with the Canadian Copyright Act and the Creative Commons license—CC BY-NC-ND (Attribution, 
Non-Commercial, No Derivative Works). Under this license, works must always be attributed to the copyright holder 
(original author), cannot be used for any commercial purposes, and may not be altered. Any other use would 
require the permission of the copyright holder. Students may inquire about withdrawing their dissertation and/or 
thesis from this database. For additional inquiries, please contact the repository administrator via email 
(scholarship@uwindsor.ca) or by telephone at 519-253-3000ext. 3208. 
Protocol-Level Performance Analysis and 
Implementation for Anti-Collision Protocols in 
RFID Systems 
by 
Mohammed Berhea 
A Thesis 
Submitted to the Faculty of Graduate Studies through the 
Department of Electrical and Computer Engineering in Partial Fulfillment 
of the Requirements for the Degree of Master of Applied Science at 
The University of Windsor 
Windsor, Ontario, Canada 
2008 
© 2008 Mohammed Berhea 
1*1 Library and Archives Canada 
Published Heritage 
Branch 
395 Wellington Street 
Ottawa ON K1A0N4 
Canada 
Bibliotheque et 
Archives Canada 
Direction du 
Patrimoine de I'edition 
395, rue Wellington 
Ottawa ON K1A0N4 
Canada 
Your file Votre reference 
ISBN: 978-0-494-47025-1 
Our file Notre reference 
ISBN: 978-0-494-47025-1 
NOTICE: 
The author has granted a non-
exclusive license allowing Library 
and Archives Canada to reproduce, 
publish, archive, preserve, conserve, 
communicate to the public by 
telecommunication or on the Internet, 
loan, distribute and sell theses 
worldwide, for commercial or non-
commercial purposes, in microform, 
paper, electronic and/or any other 
formats. 
AVIS: 
L'auteur a accorde une licence non exclusive 
permettant a la Bibliotheque et Archives 
Canada de reproduire, publier, archiver, 
sauvegarder, conserver, transmettre au public 
par telecommunication ou par Plntemet, prefer, 
distribuer et vendre des theses partout dans 
le monde, a des fins commerciales ou autres, 
sur support microforme, papier, electronique 
et/ou autres formats. 
The author retains copyright 
ownership and moral rights in 
this thesis. Neither the thesis 
nor substantial extracts from it 
may be printed or otherwise 
reproduced without the author's 
permission. 
L'auteur conserve la propriete du droit d'auteur 
et des droits moraux qui protege cette these. 
Ni la these ni des extraits substantiels de 
celle-ci ne doivent etre imprimes ou autrement 
reproduits sans son autorisation. 
In compliance with the Canadian 
Privacy Act some supporting 
forms may have been removed 
from this thesis. 
Conformement a la loi canadienne 
sur la protection de la vie privee, 
quelques formulaires secondaires 
ont ete enleves de cette these. 
While these forms may be included 
in the document page count, 
their removal does not represent 
any loss of content from the 
thesis. 
Canada 
Bien que ces formulaires 
aient inclus dans la pagination, 
il n'y aura aucun contenu manquant. 
Declaration of Co-Authorship / Previous 
Publication 
I. Co-Authorship Declaration 
I hereby declare that this thesis incorporates material that is result of joint research, as 
follows: 
In all cases, the primary contributions, derivations, experimental setups, data analysis and 
interpretation were performed by the author through the supervision of Dr. C. Chen. In 
addition to supervision, Dr. C. Chen provided the author with the project idea, guidance, 
and financial help. Dr. C. Chen had also held regular meetings with Dr. Q. M. Jonathan 
Wu regarding project discussions and follow-ups about the progress and outcome of this 
project. 
I am aware of the University of Windsor Senate Policy on Authorship and I certify that I 
have properly acknowledged the contribution of other researchers to my thesis, and have 
obtained written permission from each of the co-author(s) to include their contributions in 
my thesis. 
I certify that, with the above qualification, this thesis, and the research to which it refers, 
is the product of my own work. 
iii 
II. Declaration of Previous Publication 
This thesis includes 2 original papers that have been previously published / submitted for 
publication in peer reviewed journals, as follows: 
Thesis 
Chapter 
Chapter 3, 
4, and 5 
Chapter 3, 
4, 5, and 6 
Publication title/full citation 
M. Berhea, C. Chen, and Q. M. J. Wu, 
"Protocol-Level Performance Analysis 
for Anti-Collision Protocols in RFTD 
Systems", In Proceedings of 2008 IEEE 
International Symposium on Circuits and 
Systems (ISCAS'08), May 2008, Seattle, 
USA 
M. Berhea, C. Chen, and Q. M. J. Wu, 
"Protocol-Level Performance Analysis 
and Implementation for Anti-Collision 
Protocols in RFID Systems" 
Publication status* 
"Accepted for poster 
session " 
"Submitted for publication" 
to IEEE Trans. On Vehicular 
Technology 
I certify that I have obtained a written permission from the copyright owner(s) to include 
the above published material(s) in my thesis. I certify that the above material describes 
work completed during my registration as graduate student at the University of Windsor. 
I declare that, to the best of my knowledge, my thesis does not infringe upon anyone's 
copyright nor violate any proprietary rights and that any ideas, techniques, quotations, or 
any other material from the work of other people included in my thesis, published or 
otherwise, are fully acknowledged in accordance with the standard referencing practices. 
Furthermore, to the extent that I have included copyrighted material that surpasses the 
bounds of fair dealing within the meaning of the Canada Copyright Act, I certify that I 
have obtained a written permission from the copyright owner(s) to include such 
material(s) in my thesis. 
I declare that this is a true copy of my thesis, including any final revisions, as approved 
by my thesis committee and the Graduate Studies office, and that this thesis has not been 
submitted for a higher degree to any other University of Institution. 
V 
Abstract 
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tag identification mechanism but also reduces tag's power and energy consumptions as 
compared to other protocols that were covered in this study. 
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Chapter 1 Introduction 
1.1. RFID System 
Radio Frequency Identification (RFID) system is an automatic identification system that 
uses radio frequency to identify objects. The system is consisted of a reader, a tag, and a 
host computer as shown in Figure 1.1. RFID reader identifies objects through wireless 
communications with tags which have unique ID and information, and are attached to 
objects. 
Signal from Reader i 
v 
Backscattered Signal from tag 
Figure 1.1: Typical RFID system 
RFID tags (or RFID transponders) can further be divided into three categories [14]. The 
first is passive tag, which has no power source or battery of its own and relies on the 
reader as a source of energy for the chip and for communications. The second is 
semi-passive (battery assisted backscatter) tag which has built in batteries to power-up 
the chip, but still needs the reader field to communicate back to the reader. The third one 
is an active tag which has its own battery and for power as well as communication. This 
thesis is focused on passive RFID tags. 
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In passive RFED, the reader is designed to transmit energy to, and read information from 
the tags. The tag is composed of an antenna and a silicon chip that includes basic 
modulation circuitry and non-volatile memory that permanently stores its ID number [1, 
2]. The tag is energized by a time-varying electromagnetic radio frequency (RF) wave 
that is transmitted by the reader. The RF field generated by a tag reader has three 
purposes: induce enough power into the tag coil to energize the tag, provide a 
synchronized clock source to the tag, and to act as a carrier for return data from the tag. 
1.2. Object Identification and Anti-Collision Protocols 
A passive tag is power limited, rather than energy limited. We can reasonably assume 
that the reader can always keep the energy supply so that a problem such as battery life 
doesn't exist [1, 13]. Moreover, the available power from the reader field, not only 
reduces very rapidly with distance, but is also controlled by strict regulations, resulting in 
a limited communication distance of 4 - 5m when using the UHF frequency band (860 
MHz - 930 MHz) [14]. Thus the key focusing point in this thesis is to concentrate on the 
way of reducing the tag's power consumption, which restricts the tag's maximum 
possible distance to the reader. 
In many existing applications, a single-read RFID tag is sufficient like animal tagging 
and access control [2]. However, in many new applications such as library books, airline 
baggage, garment, and retail [14] the simultaneous reading of several tags is necessary. 
The signals transmitted by the tags may collide as they communicate with a single reader 
over a shared wireless channel. Thus, anti-collision protocols, which reduce collisions 
and identify the tags regardless of occurrence of collisions, are required. Therefore, 
knowing the energy received by the tags is generally very low, optimizing power 
2 
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consumption through assessing different anti-collision protocols is critical in 
implementation of the tags which depend on the protocols they use within the system. 
In order to resolve collisions, numerous procedures have been developed with the 
objective of separating the individual participant signals from one another Basically, 
there are four different procedures [3, 9]: space division multiple access (SDMA), 
frequency domain multiple access (FDMA), time domain multiple access (TDMA), and 
code division multiple access (CDMA) as shown in Figure 1.2[9]. SDMA and FDMA are 
expensive for implementation and are restricted to a few specialized applications while 
CDMA needs complex circuits and generally rejected for RFID use. 
Multi-access/ 
Anti-collision procedures j 
SDMA 
3C 
TDMA 
X 3„ 
FDMA COMA 
Tag-driven 
(Asynchtonous) 
Reader-driven 
(Synchronous) 
Aloha Polling 
Splitting Methods 
Variations of QT Protocol 
Figure 1.2: Collision Resolution Protocols 
In RFID systems, TDMA procedures are the popular choice that can broadly be divided 
into aloha-based (tag-driven) and tree-based protocols (reader-driven) [9, 15]. 
Aloha-based protocols rely on reducing collisions by separating tag responses by time (or 
time slots within a frame if using frame-slotted ALOHA) [15]. They are probabilistic in 
3 
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nature and simple, thus enabling simpler reader and tag implementations. However, they 
are subject to tag starvation problem, a serious situation where it might either take a long 
time, or be unable, to identify a tag [7, 8]. In contrast, the tree-based search protocols [4, 
5, 15] are deterministic in nature. They are able to read all tags by successively querying 
nodes at different levels of the tree, with tag IDs distributed on the tree based on their 
prefix. The guarantee that all tags IDs will be read within a certain time frame has made 
the tree-based search protocol desirable in many applications. The tree search procedure, 
however, uses up a lot of reader queries and tag responses by relying on colliding 
responses of tags to determine which sub-tree to query next. This results in higher energy 
consumption at the readers and tags (if they are active tags). 
In tree-based anti-collision protocols (protocols that thesis is concentrated on), a reader 
transmits a query (or a feedback) to tags and tags respond to the query by transmitting 
their ID to the reader. In this process [9], the reader interrogates RFID tags that are in 
located its vicinity by first asking "whose serial number's most significant bit (msb) 
matches with a 0?" Those RFID tags which do not meet this test then remain silent, and 
ignore the rest of the interrogation sequence, whilst the rest of them transmit a "yes that 
is correct" answer back to the reader and then await a similar question about the next 
digit in their binary serial number. The process is repeated until the reader has identified 
each of the RFID tags in range, following a patter of tree-based search. Figure 1.3 [9] and 
Figure 1.4 [9] show examples of binary-tree search algorithm, and query-tree search 
algorithms. 
4 
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0. 
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R L :••) ( BR 
0 (g) 
Figure 1.3: Example of Binary-Tree algorithm 
\ 
00 01 10 11 
V 
000 001 
• • 
Figure 1.4: Example of Query-Tree algorithm 
In Figure 1.3, where tags: 100, 110, and 111 are present for interrogation, we see that the 
reader is sending either a "0" or a " 1 " at different levels of the tree starting from the "top" 
towards left (L) or right (R) until it reaches the last leafs to determine the locations of the 
tags. In Figure 1.4, where tags: 000, 001, 101, and 110 are present, the reader sends 
different number of prefix (or collection) of bits at different levels during reading process. 
For example, at level "0" the reader sends a "0" or a " 1 " ; at level " 1 " it sends two bits: 
"00" or "01" or "10" or "11"; and so on until it reaches the available tags. 
5 
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1.3. Motivation and Achievements 
Previous work (such as [1]) on low power implementation for tree-based protocols was 
done at circuit-level where a particular protocol could be implemented in different ways 
with totally different power consumption, leading to an unfair performance evaluation 
and comparison among various protocols. This work is to assess different performance 
metrics such as number of transitions, clock cycles, energy, and power consumption of 
tree-based protocols at protocol-level which is independent of circuit implementation and 
more efficient. 
The basic idea is for a particular N (number of bits that represent and ID) and n (number 
tags that simultaneous exit for identification) to look at the state diagram for each 
protocol and to find out the number of state transitions and clock cycles required (and 
hence its power and energy consumption) before all tags are identified. A general 
equation for the number of transitions and clock cycles as a function of N and n is then 
formulated. Then energy consumption which is proportional to the ratio of number of 
state transitions to number of clock cycles and power consumption which is directly 
proportional to number of state transitions under equal inquiry time for all protocols were 
determined. An improved protocol that combines the binary-tree and query-tree is also 
proposed for further performance improvement. 
Each protocol then has been implemented at different levels of abstraction namely, RTL 
level, Gate level and Layout level. Verilog-XL simulator from Cadence was used for 
designing the HDL code and for verifying the functionality of the tag. Design_vision 
from Synopsys was used to synthesize the HDL design into gate-level design. The 
physical placement and routing of the net-list was performed using Encounter. Finally, 
the custom physical implementation was done using the Virtuoso Layout Editor. 
6 
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Accurate power then was estimated at the layout level based on the switching activity and 
the total capacitance. 
1.4. Thesis Organization 
This thesis is organized as follows. 
In Chapter 2 we describe the previous work [1] that deals with circuit-level optimization 
of power consumption of tags using tree-based protocols. In Chapter 3, for the tree-based 
protocols mentioned in Chaper2, our analysis will be based on protocol-level instead of 
circuit-level. For a typical Binary-Tree Protocol case, the number of transitions and clock 
cycles are tabulated. For this protocol, the condition for the worst case scenario is 
determined and formula that will allow us to calculate the number of transitions and clock 
cycles for any ID bits and number of tags is formulated. This chapter also shows similar 
analysis for Query-Tree and Improved Query-Tree protocols respectively. 
Chapter 4 introduces the work of the proposed protocol, Combined Binary-Query-Tree 
Protocol. In Chapter 5 protocol-level performance evaluation criterion is developed and 
the three protocols mentioned in Chapter 2 are compared in terms of total number of 
transitions, total number of clock cycles, energy, and power consumption before a tag is 
fully read by a reader. Chapter 5 also compares the proposed protocol with binary and 
improved-query protocols at protocol-level. 
Chapter 6 shows the implementation process for the four protocols and compares them at 
layout-level. In "Encounter", the four protocols are compared in terms of average power 
while in "dfTI", they are compared in terms of instantaneous power. We conclude and 
describe topics for future work in Chapter 7. 
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This chapter summarizes the work done in [1] that this thesis work is related to. 
In the design of RFID tags, the main objective is to reduce power consumption within a 
tag so as to maximize the working distance between the reader and the tag. Since an 
anti-collision protocol circuit is the main part of a tag, selecting and implementing a 
suitable protocol from a low-power consumption point of view, will be a key design 
criteria. Hence, it is necessary to develop a cost function that can measure the maximum 
instant power consumption of the circuit [1], 
2.1. Cost Function for Anti-Collision Protocols 
In the design of RFID tags, the main objective is to reduce power consumption within a 
tag so as to maximize the working distance between the reader and the tag. Since an 
anti-collision protocol circuit is the main part of a tag, selecting and implementing a 
suitable protocol from a low-power consumption point of view, will be a key design 
criteria. Hence, it is necessary to develop a cost function that can measure the maximum 
instant power consumption of the circuit. 
In passive RFID systems, the electromagnetic power a tag can receive from the reader is 
given by (2.1) [1,3]: 
Where, P = AS and A = ^ - S = - ^ % 
There fore, 
8 
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p =A2PG,G, 
Am1 
(2.1) 
Where, 
S = radiation density, PEIRP = Effective Isotropic Radiated Power, Pe = Power received by 
tag, P = power injected into reader's antenna, r = distance between reader and tag, Gs = 
gain of reader's antenna, Gr = gain of tag's antenna, X = wave length of the emitted 
electro-magnetic wave 
Figure 2.1 shows the rectification circuit of a practical tag. When received input power is 
lower than instantaneous power consumption, the capacitor (C) will provide the required 
energy compensation. On the other hand, when input power is higher than instantaneous 
power consumption, transistor (Ml) will be turned on to bypass the extra current so as to 
keep the operating voltage at Vdd-
±CV2dd ~\c{Vdd -AVf=EhJ2 -Pin(t2 -tl)T (2.2) 
Therefore, for any period of time (ti, t2) (measured in clock cycles), conservation of 
energy will lead us to the following equation: 
Where, 
AV is the change in capacitance voltage (Vdd), Pin is the input power, Eti,t2 is the total 
energy consumed within the period ti to t2. 
\k Antenna 
Figure 2.1: Rectification Circuit in a practical tag 
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With the maximum acceptable voltage drop of Vdr0p, and assuming AV « Vdd, Pin is 
simplified to be: 
P,. >• 
V2dd-C, ( u load 
ih-h)r IA-
cv. drop 
V h * dd ' (-load J 
(2.3) 
Where A; is number of 0 to 1 transitions within clock cycle i and Qoad is the load 
capacitance of the circuit. 
Hence, for any arbitrary anti-collision protocol, 
Pin^^MaxiP^t^t^eT.} (2.4) 
Where P (ti, i*i) represents the right-hand equation of (2.3) and Tinq is the total inquiry 
time for a tag to be totally read by the reader. Pin,min, the lower bound for input power of 
tags, is defined as the cost function used to evaluate different protocols. 
For fair power consumption comparison among different protocols, equal inquiry time 
(TINQ) for all protocols need to be considered. Hence, with TINQ = T • Cyc, where Cyc is 
total number of clock cycles needed to fully read a tag, P(ti, t2) will be adjusted to the 
following equation: 
P(t2,t1) = Cyc-V
2dd-Ci load 
k-'ift i r INQ 
Cyc r 
('2-0 
*2 1 4 -
V='i 
Z4-
cv ^ 
^
 y
 drop 
V C 
vdd ^load J 
cv, drop 
* dd ' ^load J 
(2.5) 
Equation (2.5) will be used as a cost function and with C or Vdrop, it measures the 
maximum instant power consumption of the circuit. Based on this cost function, different 
protocols will be evaluated in the next sections. 
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2.2. Binary-Tree Protocol 
Binary-Tree Protocol enables a reader to successfully read all tags within its reach by 
using binary search algorithm [1,9]. The tags are assumed to have an ID-bit module, and 
the reader sends one bit at a time during the enquiry. The tags with the same received bit 
progressively increment their bit position to send the next bit in their ID. If the tags 
receive a different inquiring bit, they will go to the state of "standby" and stay there until 
a tag is identified (or killed) with the rest of the tags being reset. During an enquiry, the 
reader sends '0' when it senses a collision. Otherwise, it uses the received bit from the tag 
as the next inquiring bit. 
The state diagram used by the tag for this protocol is shown in Figure 2.2 [1] 
Not the Same 
Last bit bit 
State assignment 
SO 
S1 
S2 
S3 
Standby 
Receiving 
Sending 
Killed 
Figure 2.2: State diagram for Binary-Tree Protocol 
An example shown in Table 2.1 [1] details what steps a reader need to use to fully 
identify three tags if the tags are using Binary-Tree Protocol. In the table, under "Tags 
answer" column, * stands for collision situation and empty space represents no-response 
situation. 
After implementing this protocol and analyzing its cost function, the following formula is 
derived [1]: 
n 
2. Review of Anti-Collision Protocols 
COST, =[2*(»-l)+3] 
f 
Where, R = 
1 10 
V 2 n - l 
R 
CV drop 
C V 
(2-6) 
(2.7) 
Here "n" represents the length of the ID, and "k" represents the distribution of tags (total 
number of tags simultaneously available for interrogation. 
Table 2.1: The inquiry process of Binary-Tree protocol on a 3-tag example 
Reader sends 
0 
0 
0 
1 
0 
1 
0 
Tags answer 
* 
1 
1 
1 
0 
0 
Identified tag 
(remaining tags reset) 
001 
Oil 
100 
2.3. Query-Tree Protocol 
Unlike the binary-tree protocol, query-tree protocol is a memory-less one where the tags 
do not have to remember their inquiring history [1, 4, 9]. In this protocol, the reader first 
sends a "start" command ("Null" followed by another "Null") to all the tags residing in 
its vicinity, and then reads the responses from the tags to determine if there is a collision. 
If no collisions occur, the reader will identify a particular tag. If a collision is detected, 
the reader will send a prefix that contains the bits sent by the tags prior to the collision bit, 
followed by a masking bit of a '0' at one time and a T at the next enquiry [1]. The tags 
whose first bits match the sent prefix will then send their remaining bits. This 
prefix-forming and sending process continues until all the tags are successfully identified. 
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The state diagram used by the tag for this protocol is shown in Figure 2.3 [1] 
Same 
Start Prefi: 
Not sami 
Finished 
Sending 
State assignment 
Finished 
receiving 
SO 
S1 
S2 
Standby 
Receiving 
Sending 
Send remaining bits 
Figure 2.3: State diagram for Query-Tree Protocol 
An example elaborating the process of identification of four tags (with 4-bit ID) that uses 
Query-Tree protocol is shown in Table 2.2 [1]. 
Table 2.2: The inquiry process of Query-Tree protocol on a 4-tag example 
Reader sends 
start 
0 
000 
001 
1 
10 
11 
Tags answer 
##** 
0*1 
1 
1 
*00 
00 
00 
Identified tag 
(remaining tags reset) 
0001 
0011 
1000 
1100 
Also, after implementing this protocol and analyzing its cost function, the following 
formula is derived [1]: 
COSTquery=[k{2n + S)-{n + 3)] 
Where,m = [log2 k\ 
8 — 
m — 9m + 4 
l{n + A\m + l)+A (n + 4)(m + l) + 2 
Where R is given by (2.7) and m is the depth of the tree. 
R (2.8) 
(2-9) 
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2.4. Improved Query-Tree Protocol 
This protocol is similar to the query-tree protocol, the difference lies on the action that 
will be taken by the reader when it senses collision. In case of query-tree, tags will 
continue to send the remaining of their ID bits, even though there is a collision. On the 
other hand, in Improved Query-Tree-Protocol, when the reader senses a collision, it 
issues a 'Stop Send" command ("SS") to all the tags to halt transmission. This process 
will then reduce unnecessary "sending" operations by the tags and effectively reducing 
power consumption. 
The state diagram for this protocol is similar to Figure 2.3 except that the "Finished 
Sending" edge should be replaced by "Stop Sending" edge. 
The Improved query-tree search process in identification of the same four tags that were 
used in Table 2.2 is shown in Table 2.3 [1]: 
Table 2.3: The inquiry process of improved query-tree protocol on a 4-tag example 
Reader sends 
start 
0 
000 
001 
1 
10 
11 
Tags answer 
* 
0* 
1 
1 
* 
00 
00 
Identified tag 
(remaining tags reset) 
0001 
0011 
1000 
1100 
After implementing this protocol, the following formula is derived for its cost function 
[1]: 
COSTim,=[k{n + m + B)-3] 8 - m
2
- 3 3 m - 2 6 - 2 f l 
2n + m2 + llra + 12 
(2.10) 
Where R is given by (2.7) and m is given by (2.9). 
14 
2. Review of Anti-Collision Protocols 
2.5. Comparison of the three protocols 
After drawing curves using the cost functions developed in equations (2.6), (2.8), and 
(2.10), the following general information is deduced [1]: 
• With increase in n, the probability of the Query-Tree protocol outperforming the 
Binary-Tree protocol in terms of power consumption is better. Especially, with 
small values of R, the performance of Query-Tree protocol as compared to the 
Binary-Tree protocol is significant. 
• Since Improved Query-Tree protocol is always better than Query-Tree protocol, 
whatever observation made between the Query-Tree protocol and the Binary-Tree 
protocol holds true when comparing Improved Query-Tree protocol with 
Binary-tree protocol with added performance in case of Improved query-tree 
protocol. 
By omitting the low power items [13] shows that: 
For R < 14.4n - 274.2, COST
 improved < COST binary 
For R < 4n - 75, COST
 queiy < COST binary 
For R < 153.96, COST
 improved < COST query 
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Chapter 3 Protocol-Level Analysis of 
Tree-based Anti-Collision Protocols 
In this chapter analysis of the three tree-based protocols that were discussed in Chapter 2 
will be performed at the protocol level. As mentioned in Chapter 1 and shown in 
Chapter 2, the previous work was concentrated on the determination of instant power 
consumption of circuits for comparison of different tree-based anti-collision protocols. 
But a particular protocol could be implemented in different ways bringing about different 
power consumptions hence; performance evaluation and comparison among various 
protocols need to be done at protocol level. Therefore, in this work protocol-level 
performance metrics such as number of transitions, clock cycles, energy, and power 
consumption will be used to compare different tree-based protocols. 
3.1. Protocol-Level Analysis of Binary-Tree Protocol and 
determination of worst-case scenario 
In what follows, the performance of this protocol is studied based on the worst-case 
scenario in terms of total number of state transitions and clock cycles required before it is 
identified. As will be seen, the results depend on the number of bits (denoted by N) for 
the tags, the ID of a particular tag and the ID distribution of other tags present for 
interrogation (denoted by n). 
16 
3. Protocol-Level Analysis of Tree-based Anti-Collision Protocols 
In general, the tag identification process can be shown in details based on Figure 2.2 
(State diagram for Binary-Tree Protocol). Table 3.1 shows an example for N = 4 with 2 
tags present. In this table, the 1st column represents the command sent by the reader, the 
2nd column is the present state (PS) of the tag, and the following five columns show the 
number of transitions, Ty, that the tag makes from state S; to state Sj. The Clk column in 
the table denotes the number of clock cycles required, while the NS column indicates the 
next state. The status of tags that are interacting with the reader is shown in the last tag 
column, where the two tags #12 (representing ID#1100) and #14 (representing ID#1110) 
are shown to be read at the 10 and 17 clock cycle, respectively. 
Table 3.1: Identification Process of Two Tags by Binary-Tree Protocol for N = 4 
Reader 
Null 
0 
Reset 
1 
1 
0 
Reset 
1 
1 
1 
Total 
PS 
SO 
SI 
SO 
SO 
SI 
S2 
SI 
S2 
SI 
S2.S0 
SO 
SI 
S2 
SI 
S2 
SI 
S2 
-
To-i 
1 
1 
1 
3 
Ti-o 
1 
1 
2 
Tl-2 
1 
1 
1 
1 
1 
5 
T2-i 
1 
1 
1 
1 
4 
T2.3 
1 
1 
Clk 
17 
NS 
SI 
SO 
so 
si 
S2 
SI 
S2 
SI 
S2. SO 
S3. SO 
SI 
S2 
SI 
S2 
SI 
S2 
S3 
-
Tag 
No Response 
#12 0100) 
#14(1110) 
-
During the reading process, both tags will hold the same state until they reach the 9 
clock cycle. At the 9th clock cycle, when the reader sends a masking bit of "0" (note that 
in the 8th clock cycle, the reader receives a conflict because Tag# 12 sends a "0" and 
Tag# 14 sends a "1"), Tag# 12 jumps to S2 and Tag# 14 jumps to SO. Hence, in the NS 
column, at the 9th and 10th clock cycles, and in the PS column, at 10th clock cycle, two 
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states are written to indicate the states of Tag# 12 and Tag# 14, where the state with the 
bold font representing the state of Tag# 12. Once Tag #12 is identified (after the 10th 
clock cycle), the state transitions shown in the table are made by Tag# 14. It takes 15 
numbers of transitions for Tag# 14 to be identified. 
Table 3.2: 
Reader 
Null 
0 
Reset 
1 
0 
1 
Reset 
1 
1 
0 
Total 
Identification Process of Two Tags (Tag# 10, Tag# 12) by Binary-Tree Protocol for N = 4 
PS 
SO 
SI 
so 
so 
SI 
S2 
SI 
S2. SO 
SI. SO 
S2.S0 
SO 
SI 
S2 
SI 
S2 
SI 
S2 
-
To-, 
1 
1 
1 
3 
TLO 
1 
1 
Tl-2 
1 
1 
1 
1 
1 
5 
T2-i 
1 
1 
1 
3 
T2-3 
1 
1 
Clk 
17 
NS 
SI 
SO 
SO 
SI 
S2 
SI 
S2. SO 
SI. SO 
S2.S0 
S3. SO 
SI 
S2 
SI 
S2 
SI 
S2 
S3 
-
Tag 
No Resoonse 
#10(1010) 
#12 (1100) 
-
For comparison, we draw a table, Table 3.2 that shows the reading process if the two tags 
are Tag# 10 and Tag# 12. From Table 3.2, the total number of transitions that Tag# 12 
makes before it is read is 13, which is lower than 15 compared to the result obtained from 
Table 3.1. In fact, if we consider any combinations of two tags, the total number of 
transitions that we can obtain will always be lower than the combination shown in Table 
3.1. Hence, for any two tags to be identified with this protocol, the highest possible 
number of state transitions occurs when the ID of one tag is 1110 (Tag# 14) or 1111 
(Tag# 15) and the ID of the other is 1100 (Tag# 12) or 1101(Tag# 13). This is called the 
worst-case scenario. Note that if Tag# 14 (1110) and Tag# 15 (1111) simultaneously 
appear for interrogation, the reader could be able to identify any one of them by just 
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reading the last bit. If the last bit is 0, then it is Tag# 14; if the last bit is 1, then it is Tag# 
15; if the expected last bit turned out to be a collision, then both Tag# 14 and Tag# 15 are 
present. 
Table 3.3: Identification Process of Five Tags by Binary-Tree Protocol for N = 4 
Reader 
Null 
0 
1 
1 
Reset 
1 
0 
0 
Reset 
1 
0 
1 
Reset 
1 
1 
0 
Reset 
1 
1 
1 
Total 
PS 
SO 
SI 
S2.S0 
SI. SO 
S2.S0 
SI. SO 
S2.S0 
SO 
SI 
S2 
SI 
S2.S0 
SI. SO 
S2.S0 
SO 
SI 
S2 
SI 
S2.S0 
SI. SO 
S2.S0 
SO 
SI 
S2 
SI 
S2 
SI 
S2.S0 
SO 
SI 
S2 
SI 
S2 
SI 
S2 
-
To-, 
1 
1 
1 
1 
1 
5 
T,.0 
1 
0 
1 
0 
1 
0 
0 
1 
0 
0 
0 
4 
Tl-2 
0 
1 
0 
1 
0 
1 
1 
0 
1 
1 
1 
7 
T2.1 
1 
1 
1 
1 
1 
1 
0 
6 
T2-3 
0 
0 
0 
0 
0 
0 
1 
1 
Clk 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
35 
NS 
SI 
S2.S0 
SI. SO 
S2.S0 
SI. SO 
S2.S0 
S3. SO 
SI 
S2 
SI 
S2.S0 
SI. SO 
S2.S0 
S3. SO 
SI 
S2 
SI 
S2.S0 
SI. SO 
S2. SO 
S3. SO 
SI 
S2 
SI 
S2 
SI 
S2. SO 
S3. SO 
SI 
S2 
SI 
S2 
SI 
S2 
S3 
-
Tag 
#6 
#8 
#10 
#12 
#14 
_ 
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3.1.1. Determination of worst-case scenario 
In order to find out the worst-case scenario for any value of N with a given number of 
tags, we analyze the number of state transitions and clock cycles required for different 
tags i N bits in their ID, and summarize the results in Table 3.4 which can be used to 
determine the ID distribution of the tags that yield a worst-case scenario. In this table, the 
tags whose most significant bits match in a particular pattern are listed in a group. For 
example, for a tag represented with a 4-bit ID, Tag# 14 (ID of 1110) and Tag# 15 (ID of 
1111) belong to the same group (group # 4) or Tag# 8 (1000), Tag# 9 (1001), Tag# 10 
(1010), and Tag# 11 (1011), belong to the same group (group # 2) as shown in Table 3.4. 
From Table 3.1 we can see that after Tag# 12 is read, Tag# 14 (or Tag# 15) takes 7 
numbers of transitions before it is read (that is, by counting the number of transitions it 
makes from SO to S3). This same tag (Tag# 14) took 6 number of transitions while Tag# 
12 is being read (that is from the 4th clock cycle up to the 10th clock cycle in Table 3.1). If 
we see Table 3.3, Tag# 14 will take 4 numbers of transitions while Tag# 10 is being read. 
Based on similar observations, Table 3.4 is constructed to group distribution of tags for 
any N. Hence, any combination of the tags (except for those that belong to same group, 
differ only in their least significant bit, and can thus be identified simultaneously with the 
number of transitions for this particular group) will each have the number of transitions 
with the group. 
For instance, if N = 5, the worst-case scenario for simultaneous existence of four tags for 
reading, requires their distribution to be as follows: one tag from group 5 (Tag# 30 or 
#31), one tag from group 4 (Tag# 28 or #29), and two tags from group 3 (say, tags #24 
and #26), where the worst-case tag being Tag# 30 or Tag# 31. In group 3, simultaneous 
existence of tags #24 and #25 will not yield a worst-case scenario as they are in the same 
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group but differ only in their least significant bit and thus can be identified with a total of 
6 transitions. 
The grouping of tags that determines the worst-case scenario will remain the same for the 
rest of the tree protocols that we use in this work. Hence, Table 3.4 will stay the same for 
the query-tree, improved query-tree, and the combined-binary-tree protocols, except for 
the # of transitions and # of clock cycles, which will be different for different protocols. 
Table 3.4: Distribution of Tags with Binary-Tree Protocol for Worst-Case Scenario 
N = 4 
group # 
1 
2 
3 
4 
pattern of ID bits (tag #s) 
with * = 0 or 1 
0*** (0-7) 
10**(8,9,10,11) 
110*(12,13) 
111*(14,15) 
# of transitions 
2 
4 
6 
7 
# of clock cycles 
7 
7 
7 
7 
N = 5 
1 
2 
3 
4 
5 
0****(0-15) 
10***(16~23) 
110**(24~27) 
1110*(28,29) 
1111*(30,31) 
2 
4 
6 
8 
9 
9 
9 
9 
9 
9 
For any value of N 
1 
2 
N - l 
N 
0**...**(0~(2N/2)-l) 
10** ...*(2N/2~ (2N/2+2N/4)-l) 
11...10*(2N-4, 2N-3) 
l l . . . l l*(2N-2, 2N-1) 
2 
4 
2N-2 
2N-1 
2N-1 
2N-1 
2N-1 
2N-1 
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3.1.2. Derivations of protocol-level performance metrics for 
Binary-Tree Protocol 
Let n, TB and CLKB are the number of tags available, the total number of transitions and 
the number of clock cycles required under the worst-case, respectively. For this protocol 
and for the rest of the other protocols discussed in this work, for the worst-case tag, 
formulas to calculate TB and CLKB in terms of N and n are derived. The formulas are 
derived for 2 < n < 2N ~l (for 2N _1 < n < 2N, the number of transitions and clock cycles 
will be the same as for n = 2N_1 because any two tags that belong to same group but differ 
only in their least significant bit can be identified at the same time). 
For this protocol: 
TB = r0_, + T,_0 + T,_2 + T2_, + r2_3 (3.1) 
Let us first determine CLKB (n, N) and TB (n, N) for the worst-case tag (Tag# 14 or Tag# 
15), for N = 4 and for different values of n: 
From Table 3.1, where N = 4 and n = 2, 
CLKB (2,4) = 3 + 7 + 7; 
Where, 
• The first term (= 3) is the number of clock cycles needed during the "No 
Response" read cycle. 
• The second term (= 7) and the last term (= 7) is number of clock cycles 
needed to read Tag# 12 and Tag# 14 respectively. 
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TB(2,4) = 2 + 6 + 7 = 15; 
Where, 
• The first term (= 2) is the sum of number of transitions during the "No 
Response" read cycle. 
• The second term (= 6) is the sum of number of transitions during the reading 
ofTag#12 
• The last term (= 7) is the sum of number of transitions during the reading of 
Tag# 14. 
From Table 3.3, where N = 4 and n = 5, 
CLKB (5, 4) = 7 + 7 + 7 + 7 + 7 = 35 
Where, 7 in CLKB (5, 4) shows the number of clock cycles that Tag# 14 makes during 
the reading of a single tag and 7 is repeated 5 times since there are 5 tags. 
TB (5, 4) = 2 + 4 + 4 + 6 + 7 = 23; 
Where, 
• The first term (= 2) is the sum of number of transitions during the reading of 
Tag# 6 (0110). Since "msb" of Tag# 6 is "0", when the reader reads Tag# 6, 
the worst-case tag (Tag# 14) will jump from SO to SI and back to SO for a 
total of 2 state transitions. Similarly, when any tag with "msb" = 0 is read, the 
worst-case tag will take 2 transitions. 
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• The rest of the terms: 4, 4, 6, and 7 comes from total state transitions that 
Tag# 14 makes during the reading of Tag# 8, Tag# 10, Tag# 12, and Tag# 14 
respectively. 
Similarly, if we were to construct a table for N = 4 and n = 8, consisting of Tag# 0, 2, 4, 6, 
8, 10, 12 and 14 for a worst-case tag distribution, then the number of clock cycles and 
number of transitions for Tag# 14 will be: 
CLKB (8, 4) = 8 * 7 = 56 
And 
TB (8, 4) = 2 + 2 + 2 + 2 + 4 + 4 + 6 + 7 = 29; 
Where, the four 2s in TB (8, 4) come from reading Tag# 0, 2, 4 and, 6 
Note that for n > 8, then two tags with the same group (shown as Table 3.4) need to exit 
simultaneously for interrogation. For example, for n = 9, Tag# 0, 1,2, 4, 6, 8, 10, 12 and 
14. Since Tag# 0 and Tag# 1 belong to the same group and can be read simultaneously, 
CLKB (9, 4) = CLKB (8, 4) and TB (9, 4) = TB (8, 4). 
Hence for N = 4, if n > 8, then 
CLKB (n, 4) = CLKB (8, 4) and TB (n, 4) = TB (8, 4) 
For N = 5, through constructing and analyzing similar table as Table 3.1 or 3.3, the 
number of clock cycles and state transitions are calculated as shown: 
Number of clock cycles (N = 5): 
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n = 2 
n = 8 
n = 9 
CLKB = 3 + 2*9 = 21 
CLKB = 3 + 8*9 = 75 
CLKB = 9*9 = 81 
n=10: CLKB = 10*9 = 90 
Number of state transitions (N = 5): 
n = 2 
n = 3 
n = 4 
n = 5 
n = 8 
TB = 2 + 8 + 9; 
TB = 2 + 6 + 8 + 9; 
TB = 2 + 2*6 + 8 + 9; 
TB = 2 + 4 + 2*6 + 8 + 9; 
TB = 2 + 4*4 + 2*6 + 8 + 9; 
n = 10: TB = 2*2 + 4*4 + 2*6 + 8 + 9; 
Extending the above approach for any N and n, 
For2<n<2 N ~ 2 , 
Number of clock cycles, CLKB: 
CLKB= 3 + n(2N-l) (3.2) 
Number of state transitions, TB: 
ifn = 2, TB(2,N)=2+2{N-l)+{2N-l) 
ifn=3~4, TB(3~4,N) = 2+{n-2\2{N-2))+2{N-l)+{2N-l) 
ifn=5~8, TB(5~$,N) = 2+(n-22\2(N-3))+22{N-2)+2(N-l)+{2N-l) 
TB = 2 + (n-2l)x2(N-l-l) + ^[2j{N-j)]+2N-l 
7=1 
= 2 ( '+ 2 ) + 2 « ( T V - / - 1 ) - 1 (3.3) 
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Where, 
Z = [log2n"|-l (3.4) 
For2 N - 2 <n<2 N - 1 , 
CLKB =n(2N-l) (3.5) 
And 
TB=2(n-2l)+2'{N-l)+2'-1{N-{l-l))+---+22{N-2)+2{N-l)+2N-l 
Therefore, Number of state transitions, TB: 
TB =2(n-2l)+2N -l + j^friN - j)] 
7=1 
= 2{M){N-l) + 2n-3 (3.6) 
At protocol-level, power and energy consumptions are proportional to the sum of 
products of the number of state transitions and the Hamming distance between the states. 
However, by doing the following state encoding in Fig. 1: SO = 00, SI = 01, S2 = 10 and 
S3 = 11, we can guarantee that the Hamming distances for all state transitions are 1. 
Therefore, power and energy consumption can be estimated directly from the number of 
transitions. The same is also true for other protocols discussed in the rest of the work, as 
long as the states are properly encoded. 
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3.2. Protocol-Level Analysis of Query-Tree Protocol 
As mentioned in section 3.1.1, the distribution of tags that gives the worst-case scenario 
will be the same as that shown in Table 3.4, except for the # of transitions and # of clock 
cycles. Therefore, say for N = 4, and n = 4, using Table 3.4 we can select the four tags 
that will give the worst-case scenario to be: Tag# 8 (or Tag# 9), Tag# 10 (or Tag# 11), 
Tag# 12 (or Tag# 13), and Tag# 14 (or Tag# 15). 
Table 3.5 shows tag identification process for this protocol for N = 5 with 2 tags present. 
The table is constructed by following Figure 2.3 (State diagram for Query-Tree Protocol) 
shown in section 2.3. In the 4th row of the table, under PS and NS columns, the states (S2) 
are multiplied by 4 and T2-2 and Clk have a value of 4 to show that the tag remains in 
state S2 for four clock cycles. 
From the table, we can see at the 12th cycle upon receiving "0", Tag# 30 changes to SO 
while Tag# 28 jumps to SI (the bold font shows the state of Tag# 28). Tag# 30 then waits 
in SO until Tag# 28 is identified and then jumps to SI at the next rotation of identification 
process that starts at the 15' cycle. 
Before deriving number of clock cycles (CLKQ) and the number of state transitions (TQ) 
for the query-tree protocol under worst-case scenario for any N and n, first let us 
calculate CLKQ (n, 5)and TQ (n, 5) for N = 5 and different values of n. 
We note that the number of transitions that we are interested with does not include state 
transitions resulted from self-loops (TM and T2-2). Hence, 
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*Q ~ "'0-1 + • ' l - O + •'1-2 + •'2-0 
= r Q r ( / i , JV) - r w - r 2 . 2 (3.7) 
Where TQT(II, N) is the number of total state transitions including the self-loops (TM and 
T2-2) in Figure 2.3. 
Table 3.5: Identification Process of Two Tags by Query-Tree Protocol for N = 5 
Reader 
Null 
Null 
Null 
1 
1 
1 
0 
Null 
Null 
1 
1 
1 
1 
Null 
Total 
PS 
SO 
SI 
4*S2 
S2 
SO 
SI 
SI 
SI 
SI 
SI. SO 
S2.S0 
SO 
SI 
SI 
SI 
SI 
SI 
S2 
-
To-i 
1 
1 
1 
3 
Ti-o 
1 
1 
T M 
1 
1 
1 
1 
1 
1 
1 
7 
Tl-2 
1 
2 
T2-0 
1 
1 
2 
T2-2 
4 
4 
Clk 
4 
21 
NS 
SI 
S2 
4*S2 
SO 
S2 
SI 
SI 
SI 
SI. SO 
S2.S0 
SO 
SI 
S2 
SI 
SI 
S2 
SI 
S3 
-
Tag 
#28 
#30 
-
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Table 3.6: Commands used for Query-Tree Protocol with corresponding # of transitions and # of clock 
cycles for N = 4 and N = 5 
N=4 N=5 
Reader 
Command 
Null-Null fN-N) 
N-O-N 
N-O-O-N 
N-0-0-0-N 
N-0-0-1-N 
N-O-l-N 
N-0-1-0-N 
N-0-l-l-N 
N-l-N 
N-l-O-N 
N-1-0-0-N 
N-1-O-l-N 
N-l-l-N 
N-1-l-O-N 
N-1-l-l-N 
#of Transitions 
6 
2 
2 
2 
2 
2 
2 
2 
6 
3 
3 
3 
6 
4 
6 
#ofClk 
6 
6 
6 
6 
6 
6 
6 
6 
6 
6 
6 
6 
6 
6 
6 
Reader 
Command 
Null-Null (N-N) 
N-O-N 
N-O-O-N 
N-0-0-0-N 
N-0-0-1-N 
N-O-O-O-O-N 
N-0-0-0-1-N 
N-0-0-1-0-N 
N-0-0-1-1-N 
N-O-l-N 
N-0-1-0-N 
N-0-l-l-N 
N-0-1-0-0-N 
N-0-1-0-1-N 
N-0-1-1-0-N 
N-0-l-l-l-N 
N-l-N 
N-l-O-N 
N-1-0-0-N 
N-1-O-l-N 
N-1-0-0-0-N 
N-1-0-0-1-N 
N-1-0-1-0-N 
N-1-O-l-l-N 
N-l-l-N 
N-1-l-O-N 
N-1-l-l-N 
N-1-1-0-0-N 
N-1-l-O-l-N 
N-1-l-l-O-N 
N-1-l-l-l-N 
#of Transitions 
7 
2 
2 
2 
2 
2 
2 
2 
2 
2 
2 
2 
2 
2 
2 
2 
7 
3 
3 
3 
3 
3 
3 
3 
7 
4 
7 
4 
4 
5 
7 
#ofClk 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
7 
Table 3.6 will help us determine the type of commands the reader uses and the 
corresponding number of transitions (TQJ) and clock cycles during tag interrogation. 
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For N = 5 and different number of tags (n), the worst case tag (Tag# 30) will follow the 
following pattern: 
• For N = 5, n = 2: 
We can see from Table 3.5, the commands from the reader are: N-N, N-1-1-1-0-N, 
and N-1-l-l-l-N; where N stands for Null. 
From Table 3.6, we see that N-N command needs 7 numbers of transitions and 7 
number of clock cycles. This is evident from Table 3.5, where the read cycle for N-N 
command ends after state jumps from S2 to SO, at the 7th cycle. 
Hence in reference to Table 3.6, 
CLKQ (2, 5) = 7 + 7 + 7 = 3*(5 + 2); 
TQT (2, 5) = 7 + 5 + 7 = 2*(5 + 2) + 5; 
• For N = 5, n = 3: 
o The commands used are: N-N, N-1-1-0-N, N-1-l-l-N, N-1-1-1-0-N, 
N-1-l-l-l-N 
Hence in reference to Table 3.6, 
CLKQ (3, 5) = 7 + 7 + 7 + 7 + 7= 5*(5 + 2); 
TQT (3, 5) = 7 + 4 + 7 + 5 + 7 = 3*(5 + 2) + (5 - 1) + 5; 
• For N = 5, n = 4: 
o The commands used are: N-N, N-1-1-0-N, N-1-l-l-N, N-1-1-0-0-N, 
N-1-1-0-1-N, N-1-1-1-0-N, N-1-l-l-l-N 
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Hence in reference to Table 3.6, 
CLKQ (4, 5) = 7 + 7 + 7 + 7 + 7 + 7 + 7 = 7*(5 + 2); 
TQT (4, 5) = 7 + 4 + 7 + 4 + 4 + 5 + 7 = 3*(5 + 2) + 3*(5 - 1) + 5; 
Using similar approach, for N = 5 and for the rest of the following tag distributions (n): 
n = 5: CLKQ (5, 5) = 9*(5 + 2); 
n = 6: CLKQ(6,5) = ll*(5 + 2) 
n = 7: CLKQ (7, 5) = 13*(5 + 2) 
n = 8: CLKQ (8, 5) = 15*(5 + 2) 
n = 9: CLKQ(9,5) = 17*(5 + 2) 
TQT = 4*(5+2)+(5-2)+3*(5-l)+5; 
TQT = 4*(5+2)+3*(5-2)+3*(5-l)+5; 
TQT = 4*(5+2)+5*(5-2)+3*(5-l)+5; 
TQT = 4*(5+2)+7*(5-2)+3*(5-l)+5; 
TQT = 5*(5+2)+(5-3)+7*(5-2)+3*(5-l)+5; 
n = 10: CLKQ (10, 5) = 19*(5 + 2); TQT = 5*(5+2)+3*(5-3)+7*(5-2)+3*(5-l)+5; 
After considering different Ns (N = 3, 4, and 6) for different ns, the following general 
equation is deduced: 
F o r 2 < n < 2 N _ 1 , 
Number of clock cycles, CLKQ: 
Number of state transitions, TQT: 
CLKQ={2n-l\N + 2) (3.8) 
ifn = 2, TQT(2,N) = 2{N+2)+N 
ifn = 3~4, TQT(3~4,N)=?(N+2)+[2{n-2)-llN-l)+N 
ifn = 5~S, TQT(5~8,A0 =4(7V+2)+[2(«-4)-l](7V-2)+3{iV-l)+iV 
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TQT = TQT (n, N) = (l + 2)(N + 2) + [l(n - 2l)- \\N -1) 
+ £[(2'-l)(tf-7 + l)] 
7=1 
= [2(n-2')-l](/V-/)+2 ( '+ 1 )(/V-/ + 2 ) + ^ - t ^ (3.9) 
Where 1 is given by (3.4). 
For the self-loops, after performing similar analysis we obtained the following results: 
ForN = 5: 
n = 2: T M 
n = 3: Ti.i 
n = 4: T w 
n = 5: Ti.i 
And 
n = 2: T2-2 
n = 3: T2-2 
n = 4: T2.2 
n = 5: T2-2 
Therefore for any N and n, where 2 < n < 2" ', 
ifn = 2, T1_l(2,N) = {N-2) + {N-l) 
ifn = 3~4, 7;_,(3 ~ 4,A0 = [2(n-2')-l](iV-3)+2(yV-2)+(yV-l) 
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(5-2)+ (5-1) 
(5-3) + 2*(5-2) + (5-l) 
3*(5-3) + 2*(5-2) + (5-l) 
(5-4) + 4*(5-3) + 2*(5-2) + (5-1) 
(5-D 
(5-1)+1 
(5-1) + 1 
(5-1) + 1 + 2 
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r i _ 1 =[2(n-2 ' ) - l l7V-( / + 2 ) ] + X { 2 ' - i ^ - ( / + l -7)]} 
;=o 
= 2n(7V-/-2) + 2 ( /+2)-2A/ + / + l (3.10) 
ifn = 2, T2_2(2,N)={N-l) 
ifn=3~4, T2_2(3~4,N)={N-l)+l 
T2.2=(N-l)+±j = ( t f - l ) + / ( i±T) (3.11) 
Therefore, the number of state transitions (TQ) will be: 
TQ=TQT-Tx_x-T2_2=UAn (3.12) 
For instance, for N = 5 and n = 8, we have CLKQ = 15*7 =105 and TQ = 2 + 4*8 = 34 
3.3. Protocol-Level Analysis of Improved Query-Tree 
Protocol 
Table 3.5, used for query-tree protocol, can be modified for this protocol except that there 
will be a "Stop Send" (or an "SS") command from the reader at the start of the 4th cycle. 
Table 3.7 shows tag identification process for this protocol for N = 5 with 2 tags present. 
Even though the reduction of clock cycles is not evident through the comparison of Table 
3.5 and Table 3.7, as the number of tags increases, the issuing of "SS" command further 
decreases the number of total clock cycles. For example for N = 5: if n = 4, CLKQ = 49 
and CLKIQ = 48 but if n = 16, CLKQ = 217 and CLKIQ = 206. For N = 7: if n = 16, CLKQ 
= 279 and CLKIQ = 268 but if n = 64, CLKQ = 1143 and CLKIQ = 1086. 
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Table 3.7: Identification Process of Two Tags by Improved Query-Tree Protocol for N = 5 
Reader 
Null 
Null 
SS 
Null 
1 
1 
1 
0 
Null 
Null 
1 
1 
1 
1 
Null 
Total 
PS 
SO 
SI 
4*S2 
S2 
SO 
SI 
SI 
SI 
SI 
S1.S0 
S2.S0 
SO 
SI 
SI 
SI 
SI 
SI 
S2 
-
To-i 
1 
1 
1 
3 
T1.0 
1 
1 
T H 
1 
1 
1 
1 
1 
1 
1 
7 
T,-2 
1 
1 
2 
T2-0 
1 
1 
2 
T2-2 
4 
4 
Clk 
1 
1 
4*S2 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
21 
NS 
SI 
S2 
S2 
SO 
S2 
SI 
SI 
SI 
S1.S0 
S2.S0 
SO 
SI 
SI 
SI 
SI 
SI 
S2 
SO 
-
Tag 
#28 
#30 
-
Before deriving number of clock cycles (CLKIQ) and the number of state transitions (TIQ) 
for the improved query-tree protocol under worst-case scenario for any N and n, let us 
observe the following points: 
• Since improved query-tree protocol is similar to query-tree protocol with the 
exception of different performance in state S2; and since the numbers of 
transitions for both protocols do not include T2-2, the number of transitions for 
both cases stays the same. 
Hence, the number of state transitions (TIQ) will be: 
TIQ=TQ=l + 4n (3.13) 
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• Before deriving the number of clock cycles (CLKIQ), let us see the pattern of total 
clock cycles for N = 5 and different number of tags (n): 
o For n = 2, as shown in Table 3.7, the existence of "SS" after N-N 
command, won't alter the number of clock cycles and stays to be 7 (as 
compared to that the query-tree protocol. Hence, 
• CLKIQ (2, 5) = 7 + 7 + 7 = 3*(5 + 2); 
o For n = 3, the existence of "SS" after N-N command decreases the clock 
cycle in N-N read cycle from 7 to 6 (Table similar to Table 3.7 can be 
drawn to see the effect). Hence, 
• CLKIQ (3, 5) = 6 + 7 + 7 + 7 + 7 = (5 + 1) + 4*(5 + 2); 
o For n = 4, as shown in Table 3.8, even if "SS" occurs after N-N, 
N-1-l-O-N, and N-1-l-l-N commands, it is only the existence of "SS" 
after N-N command that decreases the clock cycle in N-N read cycle from 
7 to 6. Hence, 
• CLKIQ (4, 5) = 6 + 7 + 7 + 7 + 7 + 7 + 7 = (5 + 1) + 6*(5 + 2); 
o Similarly, for n = 8, "SS" occurs after N-N, N-l-O-N, N-1-0-0-N, N-l-l-N, 
N-1-l-O-N, and N-1-l-l-N commands. The existence of "SS" after N-N 
command decreases the clock cycle to 5; "SS" after N-l-O-N and N-l-l-N 
commands both decrease the clock cycle to 6. Hence, 
• CLKIQ (8, 5) = 5 + 2*(5 + 1) + 6*(5 + 2); 
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Table 3.8: Identification Process of Four Tags by Improved Query-Tree Protocol for N = 5 
Reader 
Null 
Null 
SS 
Null 
1 
1 
0 
Null 
SS 
Null 
1 
1 
1 
Null 
SS 
Null 
1 
1 
0 
0 
Null 
Null 
1 
1 
0 
1 
Null 
Null 
1 
1 
1 
0 
Null 
Null 
1 
1 
1 
1 
N 
Null 
PS 
SO 
SI 
S2 
S2 
SO 
SI 
SI 
SI 
SI. SO 
S2.S0 
S2. SO 
SO 
SI 
SI 
SI 
SI 
S2 
S2 
SO 
SI 
SI 
SI. SO 
SI. SO 
SI 
SB. SO 
SO 
SI 
SI 
SI 
SI. SO 
SI. SO 
S2. SO 
so 
SI 
SI 
SI 
SI 
SI. SO 
S2. SO 
so 
SI 
SI 
SI 
SI 
SI 
S2 
To-i 
1 
1 
1 
1 
1 
1 
1 
7 
TLO 
1 
1 
1 
1 
4 
TV, 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
16 
Tl-2 
1 
1 
1 
3 
T2-0 
1 
1 
1 
1 
4 
T2-2 
3 
1 
4 
Clk 
48 
NS 
SI 
S2 
S2 
SO 
SI 
SI 
SI 
SI. SO 
S2.S0 
S2.S0 
SO 
SI 
SI 
SI 
SI 
S2 
S2 
SO 
SI 
SI 
SI 
SI. SO 
SI. SO 
S2. SO 
so 
SI 
SI 
SI 
si. so 
si. so 
S2. SO 
so 
SI 
SI 
SI 
SI 
SI. SO 
S2. SO 
so 
SI 
SI 
SI 
SI 
SI 
S2 
so 
Tag 
#24 
#26 
#28 
#30 
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After performing similar analysis, the following results were obtained for N = 5: 
ifn = 2, CLKIQ(2,N)=3*{5+2) 
ifn=3, CLKIQ(3,N) = {5+l)+4*{5+2) 
ifn = 4, CLKIQ(4,N) = {5+l)+6*{5+2) 
ifn=5, CLKIQ(5,N)=5+{5+l)+7*{5+2) 
ifn=S, CLK,Q(8,N)=5+2*{5+l)+l2*{5+2) 
ifn=16, CLtf/e(lf4A0 = (5-l)+2*5+4*(5+l)+24*(5+2) 
Where, N=5 
After considering different Ns (N = 3, 4, and 6) for different ns, the following general 
equation is deduced: 
For any N: 
F o r 2 < n < 2 N - 1 , 
CLKin = CLK101 + CLK ^IQ IQl >JQ2 
Where CLKIQ2 is the last term in the CLKIQ equation and CLKIQJ is the rest of the terms. 
CLK102 and CLK101 are therefore, 
n—3—k 
CLK1Q2=3{N + 2)+2YJ{N + 2y ^(N + 2) 
7=1 ;'=i 
And 
--{N + 2ll+n+k] 
y 
int 
r n 
V 
-2{i+l)-l) 
9O+2) + 1 J 
{N+l-j) 
(3.14) 
(3.15) 
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CLKIQ - CLKIQ1 + CLKIQ2 
i-\ 
7=0 
( ( 
int 
V V 
n — 2 O-+D_0 
2 < J + 2 ) +1 \(N + l-j) 
[ " + [N + 2fl + n + k] 
(3.16) 
Where 1 is given by (3.4), and k by (3.17) 
k = n — 3 (3.17) 
As a special case, if n = 2m, then 
m-\ | 
CLKIQ(n = 2m)- 3(2(ra"1))(^ + 2)+ JT [(2""^ - \ \ N + 2-n)] 
n=l 
= 2{m-1)(4N + 6)+{m-N-l) (3.18) 
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Chapter 4 A Combined Binary-Query-Tree 
Protocol-The Proposed Protocol 
In this section we propose a new protocol that combines the binary-tree and query-tree 
protocols in order to reduce the number of state transitions and clock cycles under a 
worst-case scenario. Figure 4.1 shows the state diagram of the proposed protocol. 
Same 
Start P r e f i x . ^ ^ / ; 
(S I / State assignment 
Not same—^\ S 0 : s t a n d bV 
S1: Prefix Receiving 
Finished Finished S2: Sending 
Sending receiving S3: Mask receiving 
Interrupted^ I 
. : > % Send remaining bits Same'' ^ until interrupted 
Figure 4.1: State diagram for the Combined-Binary-Query-Tree Protocol. 
In this protocol, when a tag is in S2 and a collision is detected, it will go to another state, 
S3 (Mask receiving state), to receive a masking bit sent by the reader, instead of jumping 
to SO (as in case of the improved query-tree protocol). Table 4.1 shows tag identification 
process for the proposed protocol for N = 5 with 2 tags present and Table 4.2 for N = 5 
with n = 4. In both tables, bold fonts used for states, indicate the status of the states in 
other tags while the worst-case tag (Tag# 30) is in state "SO". 
The benefit from this extra state is a reduction in both the numbers of state transitions and 
clock cycles. This can be evident if we examine two tags that have same first bits as the 
prefix bits sent by the reader and differ after the first prefix bits. In the improved 
query-tree protocol, the reader has to send two distinct prefix bits to read both tags. 
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As a result, the worst-case tag has to jump from SO to SI to S2 twice. In the proposed 
protocol, one of the tags will be identified by the masking bit (sent in S3), and the other 
by sending prefix bits only once. Thus, the worst-case tag will need less number of 
transitions and clock cycles for identification. For instance, for N = 5, n = 2, under the 
worst-case scenario, the improved query protocol uses 8 state transitions and 21 clock 
cycles; whereas this protocol uses 7 state transitions and 15 clock cycles. 
Table 4.1: Identification Process of Two Tags by Combined Binary-Query-Tree Protocol for N = 5 
Reader 
Null 
Null 
SS 
0 
Null 
1 
1 
1 
1 
Null 
Total 
PS 
SO 
SI 
S2 
S2 
S3 
S2.S0 
SO 
SI 
SI 
SI 
SI 
SI 
S2 
To-i 
1 
1 
2 
Ti-o 
0 
TV, 
1 
1 
1 
1 
4 
Tl-2 
1 
1 
2 
T2-0 
1 
1 
T2-2 
3 
3 
T2-3 
1 
1 
T3-2 
0 
T3-0 
1 
1 
Clk 
15 
NS 
SI 
S2 
S2 
S3 
S2.S0 
SO 
SI 
SI 
SI 
SI 
SI 
S2 
SO 
Tag 
#28 
#30 
This protocol, however, needs an extra hardware in order to decrement its ID pointer 
while in S3. This is necessary because the tag receives a masking bit in S3 that needs to 
be compared with the previously sent bit. 
By following the similar steps in deriving the number of clock cycles for the query-tree 
protocol, we can find the number of state transitions and number of clock cycles for the 
combined binary-query-tree protocol (again under worst-case scenario) as follows: 
BQ — ^jV-*0-l "^M-0 +-M-2 "'"-'2-0 "'"-'2-3 "'"•'3-2 "'"-'3-0/ 
1BQT 11-1 1 2-2 
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Where TBQT(II, N) is the number of total state transitions including the self-loops (TM 
and T2-2) in Figure 4.1. 
Table 4.2: Identification Process of Four Tags by Combined Binary-Query-Tree Protocol for N = 5 
Reader 
Null 
Null 
SS 
0 
SS 
0 
Null 
1 
1 
0 
1 
Null 
Null 
1 
1 
1 
Null 
SS 
0 
Null 
1 
1 
1 
1 
Null 
Total 
PS 
SO 
SI 
S2 
S2 
S3 
S2. SO 
S3. SO 
S2. SO 
SO 
SI 
SI 
SI 
SI. SO 
SI. SO 
S2. SO 
SO 
SI 
SI 
SI 
SI 
S2 
S3 
S2.S0 
SO 
SI 
SI 
SI 
SI 
SI 
S2 
To-, 
1 
1 
1 
1 
4 
T,.0 
1 
1 
T M 
1 
1 
1 
1 
1 
1 
1 
1 
1 
9 
Tl-2 
1 
1 
1 
3 
T2-0 
1 
1 
T2-2 
2 
2 
T2-3 
1 
1 
2 
T3-2 
0 
T3-0 
1 
1 
2 
Clk 
31 
NS 
SI 
S2 
S2 
S3 
S2.S0 
S3. SO 
S2. SO 
SO 
SI 
SI 
SI 
SI. SO 
SI. SO 
S2. SO 
SO 
SI 
SI 
SI 
SI 
S2 
S3 
S2.S0 
SO 
SI 
SI 
SI 
SI 
SI 
S2 
SO 
Tag 
#24 
#26 
#28 
#30 
For N = 5 and different number of tags (n), the worst case tag (Tag# 30) will follow the 
following pattern: 
41 
4. A Combined Binary-Query-Tree Protocol-The Proposed Protocol 
• For N = 5, n = 2: 
We can see from Table 4.1, the commands from the reader are: N-N-0 and N-1-l-l-l-N; 
where N stands for Null. Here the intermediate command "SS" is left out from N-N-0 
command, but it is assumed to be within N-N-0 command. The same is true in the 
subsequent derivations. 
From Table 4.1, we see that N-N-0 command needs 7 numbers of transitions and 8 
number of clock cycles. This is evident from Table 4.1, where the read cycle for N-N-0 
command ends after reading Tag# 28, at the 8th cycle. Hence, 
CLKBQ (2, 5) = 8 + 7; 
TBQT(2,5) = 7 + 7; 
• ForN = 5, n = 3: 
o The commands used are: N-N-0, N-1 -1 -N-0, and N-1 -1 -1 -1 -N. Hence, 
CLKBQ (3, 5) = 8 + 8 + 7; 
TBQT (3, 5) = 6 + 7 + 7; 
• For N = 5, n = 4: 
o The commands used are (from Table 4.2): N-N-O-0, N-1-l-O-l-N, 
N-1-1-N-0, and N-1-l-l-l-N. Hence, 
CLKBQ (4, 5) = 9 + 7 + 8 + 7; 
TBQT(4,5) = 6 + 4 + 7 + 7; 
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Using similar approach, for N = 5 and for the rest of the following tag distributions (n), 
the following pattern is developed: 
Number of clock cycles: 
n=2 
n=3 
n=8 
CLKBQ = 2*(5+3)-l 
CLKBQ = 2*(5+3)-l 
CLKBQ = 2*(5+3)-l 
Number of state transitions: 
n=2 
n=3 
n=4 
n=5 
n=6 
n=7 
n=8 
n=9 
TBQT = 2*(5+2) ; 
TBQT = ( 5 + 1 ) + 2*(5+2) ; 
TBQT = (5-l) + (5+l) + 2*(5+2); 
TBQT = (5-1) + 5 + (5+1) + 2*(5+2); 
TBQT = (5-2) + (5-1) + 5 + (5+1) + 2*(5+2); 
TBQT = 2*(5-2) + (5-1) + 5 + (5+1) + 2*(5+2); 
TBQT = 3*(5-2) + (5-1) + 5 + (5+1) + 2*(5+2); 
TBQT = 3*(5-2) + (5-1) + (5-1) + 5 + (5+1) + 2*(5+2); 
n=10: TBQT = (5-3) + 3*(5-2) + (5-1) + (5-1) + 5 + (5+1) + 2*(5+2); 
n=16: TBQT = (16-23-l)*(5-3) + 3*(5-2) + (5-1) + (5-1) + 5 + (5+1) + 2*(5+2); 
After considering different Ns (N = 3, 4, and 6) for different ns, the following general 
equation is derived: 
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For2<n<2 , 
CLK
 BQ=n{N + 3 ) - l (4.2) 
And 
7=1 7=1 
= 2(M)+l(2-n)+Nn + 2 (4.3) 
Where 1 is again given by (3.4). 
For the self-loops, we have 
ForN = 5: 
n=2: 
n=3: 
n=4: 
n=5: 
n=6: 
n=8: 
T M = ( 5 -1 ) 
T M = (5-2) + (5-l) 
T M = (5-3)+ (5-2)+ (5-1) 
T M = 2*(5-3) + (5-2) + (5-l) 
T M = (5-4) + 2*(5-3) + (5-2) + (5-1) 
T M =3*(5-4) + 2*(5-3) + (5-2) + (5-1) 
And 
n=2: 
n=3: 
n=4: 
n=5: 
n=8: 
T2.2=(5-2) 
T2.2=(5-3) 
T2-2=(5-3) 
T2-2=(5-4) 
T2-2=(5-4) 
44 
4. A Combined Binary-Query-Tree Protocol-The Proposed Protocol 
Therefore for any N and n, where 2 < n < 2 , 
ifn = 2, Tl_l(2,N) = {N-l) 
ifn = 3~4, 7J_,(3 ~ 4,A0 = {n-3\N-3)+{N-2)+{N-l) 
r i_1=(n-2'-l)[7V-(/ + 2 ) ]+X{2 ' [^ -7 -2 ]}+(^ - l ) 
= n(N-l-2)+2{M)-N + l + l (4.4) 
And 
T2_2={N-l)-2 (4.5) 
Therefore, 
TBQ = TBQT - Tx_, - T2_2 =2{l + n) + 3 (4.6) 
It should be mentioned that the states in Figure 4.1 can be encoded optimally as follows: 
SO = 00, SI = 01, S2 = 11 and S3 = 10. While the Hamming distance between SO and S2 
is 2, the number of transitions between them is only 1. Therefore, the power consumption 
of this protocol can still reasonably be estimated from the number of its state transitions. 
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Four Tree Protocols 
5.1. Protocol-level Comparison of the Binary, Query, and 
Improved Query Tree Protocols 
In this section, we evaluate the protocol level performance of the above three different 
protocols in terms of total number of state transitions, number of clock cycles, energy and 
power consumption, all under their worst cases. The number of state transitions is a key 
metric for estimation of power and energy consumption, while the number of clock 
cycles determines how fast the tags can be identified. Their ratio represents the transitions 
per clock cycle which measures energy consumption. 
In order to compare their power consumption in a fair manner, the three protocols are 
assumed to have same latency (i.e., the tags are assumed to be identified within a same 
time duration for different protocols). Thus, a particular protocol with less clock cycles 
can use a lower clock frequency to achieve power reduction. We choose the improved 
query-tree protocol as a reference, and the number of clock cycles for other two protocols 
is normalized to obtain an equivalent value as follows: 
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T -T 
1
 B,eq L B 
T -T 
1
 Q,eq L Q 
(
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yCLK,Q j 
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 CLKQ A 
CLK 
>QJ 
T =T 
1
 IQ.eq 11Q 
(5.1) 
Thus, power consumption of the binary-tree, query-tree and improved query-tree 
protocols is proportional to, and measured by, TB, eq, TQ, eq and TIQ,
 eq, respectively. 
Comparison of the three protocols is shown in Figure 5.1 (for n = 4) and in Figure 5.2 
(for n = 8) which is plotted using equations (3.5) ~ (3.8), (3.12) ~ (3.17), and (5.1). From 
both figures, it can be seen that the query-tree and improved query-tree protocols are 
preferable to binary-tree protocol in terms of number of transitions, and energy. 
Regarding power consumptions, by examining the two figures we can deduce that there is 
a region where the binary-tree is preferable over either of the two query-trees or vice 
versa. The point that divides the two regions is a function of N and n. For instance, for n 
= 4, Figure 5.1 shows that improved query protocol is better than binary-tree for any N. 
However, for n = 8, Figure 5.2 shows that the binary-tree will consume less power than 
the rest of the two protocols if N is less than 5. 
From simulation, we can find the region where the binary-tree is preferable over the two 
tree types or vice versa in terms of power consumption. Table 5.1 is the result of this 
simulation that gives the threshold value of n (nth) for every N that defines this region. 
Hence, for a particular N, if the number of tags (n) is greater or equal to nth then the 
binary-tree protocol will consume less power. For example, for N = 5 if n > 9, the 
binary-tree is preferable over the two query-tree types. 
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In the region where n < nth, the improved query-tree has relatively lower power 
consumption than the query-tree, even though this is not evident from the two figures. 
For instance, for N = 5 if n = 8, TIQ,
 eq, = 34 and TQ; eq, = 35; and for N = 6 if n = 16, TIQ> 
«,, = 67 and TQ, eq, = 70. 
Moreover the binary-tree uses lower clock cycles than the rest as shown by Figure 5.1 
and Figure 5.2. 
Table 5.1: Tabulation of nth for every N that determines the region n > nth where the binary-tree has 
lower power consumption over the two query-tree types 
N 
flu, 
4 
5 
5 
9 
6 
17 
7 
38 
8 
81 
9 
171 
10 
357 
11 
738 
12 
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Figure 5.1: Performance comparison of binary-tree, query-tree and improved-query-tree protocols 
under their worst cases (n = 4) 
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Figure 5.2: Performance comparison of binary-tree, query-tree and improved-query-tree protocols 
under their worst cases (n = 8) 
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5.2. Protocol-Level Comparison of the Proposed Protocol 
with Binary and Improved Query Protocols 
Equation (4.6) is modified to determine the equivalent value of the total state transitions 
for the proposed protocol (we still chose the improved query-tree protocol as a reference). 
The resulted equation is then, 
T =T 
1
 BQ,eq l BQ 
CLKBQ 
CLKlQ j 
(5.2) 
Figure 5.3 is plotted using equations (3.5), (3.6), (3.13), (3.16), (4.2), (4.6), (5.1), and (5.2) 
to show the comparison of the proposed protocol with the binary-tree and improved 
query-tree protocols. The graph is plotted for tag distributions (n) = 4. It can be seen from 
the figure that the proposed protocol outperforms the other two protocols in terms of 
number of transitions, number of clock cycles and power. However, from the energy 
consumption point of view, the improved query-tree protocol shows the best performance. 
Unlike the previous comparison (the comparison between the binary-tree and the two 
query-tree protocols) where the power consumption was dependant on nth, here the 
proposed protocol always consumes less power over the rest of the protocols. 
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Figure 5.3: Performance comparison of binary-tree, improved query-tree and combined 
binary-query-tree protocols under their worst cases (n = 4). 
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Chapter 6 Implementation and Comparison 
of the Four Protocols at Different Levels of 
Abstraction 
Implementation of the Binary-Tree protocol, Query-Tree Protocol, Improved Query-Tree 
Protocol, and Combined-Binary-Tree Protocol, for a tag with N = 4, at different levels of 
abstraction namely, RTL level, Gate level and layout level is performed and the 
corresponding results are shown accordingly. For all protocols, the design was based on 
the worst-case scenario; that is Tag# 15 (1111) was selected for implementation. Hence, 
the following functional specifications are followed to design the logic: 
The ID is represented by a 4 bit number, and Tag# 15 = 1111 is used for implementation; 
hence no memory is needed to store Tag# 15. 
Inputs to the tag protocol circuit are 
•internal Reset 
•signals coming from the reader: Start (or Null), Clock, Input_R (enquiring bit) 
•Output from the tag protocol circuit is Outl with the mapping showing in Table 
6.1: 
Table 6.1: Mapping of Outl and Out2 to the tag response 
Response from the tag 
No response 
0 
1 
Outl 
0 
0 
1 
Out2 
0 
1 
0 
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The output in our design (for Tag# 15) only uses Outl, because its ID = 1111, and it 
either responds a "No response" when it is in state "SO" or a bit from its ID (which is 
always "1"). Therefore, Out2 is not needed. But if a tag with an ID containing a "0" (for 
example Tag# 13 = 1101), we definitely need to have both Outl and Out2. 
6.1. Implementation and Simulation of the Binary-Tree 
Protocol 
Using Verilog-XL, an RTL Verilog code for Tag# 15 was written. For n = 4 (number of 
tags to be read = 4) and for the worst case scenario, a test bench was written in Verilog in 
order to verify the functionality of the written Verilog code. The functionality of the HDL 
code was verified using SimVision and the resulting waveform is shown in Figure 6.1. 
In Figure 6.1: ID_byte [3:0] = F = 1111 corresponds to Tag# 15, Input_R shows the 
enquiry bit coming from the reader, Null is a control signal from the reader used for 
starting from SO to SI, Outl indicates the response from the tag, Reset is used to bring 
the tag to the active state (power up state), SO ~ S 3 show the assigned values for the four 
states and state[l:0] indicates the status of the state at different times, and index[l:0] is 
used to point the current ID_byte bit location. 
Figure 6.1: Simulation output for Tag # 15 (N = 4, n = 4): Binary-Tree Protocol. 
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Figure 6.2: Schematic for Tag # 15 (N = 4): Binary-Tree Protocol 
As can be seen from Figure 6.1, the operating frequency is 20MHz and it takes 1550ns 
for Tag# 15 to be read; hence the total number of clock cycles = 1550ns * 20MHz = 31. 
The reading starts at 75ns due to 'Reset' where the state is at SO. At 125ns, the state 
jumps to SI since Null (or Start) = 1. But at the next positive edge of the clock (at 175ns) 
the state returns to SO since the enquiry bit from reader = 0 and is different from the msb 
of the ID_byte which is 1, as a result, the tag signals a no-response situation by sending 
Outl = 0. Through successive enquiry-response pattern that resembles Table 1 (except 
for N = 4, n= 4) the reading continues and finally ends at 1625ns (where the tag is killed 
at S3). 
The HDL code was synthesized using design_vision from Synopsys and the resulting 
schematic is shown in Figure 6.2. 
Using Encounter and Virtuoso from Cadence, the layout was designed and the final result 
is shown in Figure 6.3. 
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Figure 6.3: Layout for Tag # 15 (N = 4): Binary-Tree Protocol 
6.2. Implementation and Simulation of the Query-Tree 
Protocol 
After implementing Tag# 15 at different levels of abstraction using the Query-Tree 
Protocol, the corresponding results are shown in Figure 6.4, 6.5 and 6.6. The RTL 
Verilog code for this protocol was written based on Figure 2.3, but with the following 
additional information: the condition for transition from state "SO" to "SI" and from "SI" 
to "S2" is when "Null" = " 1 " and "Input_R" = "0". Appendix A.2.1 shows the full code. 
Figure 6.4 shows the verification of the functionality of the designed Verilog code. 
Figure 6.5 shows the schematic that was obtained after synthesizing the Verilog code 
using design_vision and Figure 6.6 shows the final layout from Virtuoso. 
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From Figure 6.4, that shows the simulation result for the Verilog top-level module using 
SimVision, we can see that it takes 2100ns for Tag# 15 to be read. Hence, the total 
number of clock cycles = 2100ns * 20MHz = 42 clock cycles. 
The waveform shown in Figure 6.4 is a result of a stimulus that follows a similar pattern 
outlined by Table 3.5, but with N = 4 and n = 4. The definitions of the variables used in 
the wave form are the same as the ones used in the Binary protocol case, except for the 
number of states. Here, the states are only SO, SI, and S2. 
Figure 6.4: Simulation output for Tag# 15 (N = 4, n = 4): Query-Tree Protocol. 
Figure 6.5: Schematic for Tag# 15 (N = 4): Query-Tree Protocol 
6. Implementation and Comparison of the Four Protocols at Different Levels of Abstraction 
Figure 6.6: Layout for Tag# 15 (N = 4): Query-Tree Protocol 
6.3. Implementation and Simulation of the Improved 
Query-Tree protocol 
Similarly, for Tag# 15 implementations at the different levels of abstraction using this 
protocol were performed and their corresponding results are displayed in Figure 6.7, 19 
and 20. Similar to the RTL Verilog code of the Query Protocol, the RTL Verilog code for 
this protocol also assumes the condition for transition from state "SO" to "SI" and from 
"SI" to "S2" to be when "Null" = " 1 " and "Input_R" = "0". Appendix A.3.1 shows the 
full code. 
Figure 6.7 shows the verification of the functionality of the designed Verilog code under 
the worst-case scenario. Figure 6.8 shows the schematic that was obtained after 
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synthesizing the Verilog code using design_vision and Figure 6.9 shows the final layout 
from Virtuoso. 
From Figure 6.7, that show the simulation result for the Verilog code using SimVision, 
we can see that it takes 2100ns for Tag# 15 to be read, as a result, the total number of 
clock cycles = 2050ns * 20MHz = 41. 
The waveform shown in Figure 6.7 is a result of a stimulus that follows a similar pattern 
as outlined by Table 3.7, but with N = 4 and n = 4. The definitions of the variables used 
in the wave form are the same as the ones used in the Binary protocol case, however like 
the Query protocol, the number of states are only SO, SI, and S2. 
Baseline • ?5rts 
Cursor-Baseline = 2050ns 
Figure 6.7: Simulation output for Tag# 15 (N = 4, n = 4): Improved-Query-Tree Protocol. 
Figure 6.8: Schematic for Tag# 15 (N = 4): Improved-Query-Tree Protocol 
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Figure 6.9: Layout for Tag# 15 (N = 4): Improved-Query-Tree Protocol 
6.4. Implementation and Simulation of the 
Combined-Binary-Tree Protocol 
Implementations methods used in the previous three protocols are repeated for this 
proposed protocol and the corresponding results are shown in Figure 6.10, 6.11 and 6.12. 
Figure 6.10 shows the simulation output of the top-level design for this protocol. Figure 
6.11 shows the schematic that was obtained after synthesizing the Verilog code using 
design_vision and Figure 6.12 shows the final layout from Virtuoso. 
From Figure 6.10, that show the simulation result for the Verilog code, we can see that it 
takes 1350ns for Tag# 15 to be read, as a result, the total number of clock cycles = 
1350ns * 20MHz = 27, way less than the other protocols used in this work. 
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The waveform shown in Figure 6.10 is a result of a stimulus that follows a similar pattern 
as outlined by Table 4.1, but with N = 4 and n = 4. Again, the definitions of the variables 
used in the wave form are the same as the ones used in the Binary protocol case. 
Ssseline * ?5ns 
Careor-Basetinfl * 13S0rjs 
Figure 6.10: Simulation output for Tag# 15 (N = 4, n = 4): Combined-Query-Tree Protocol. 
Figure 6.11: Schematic for Tag# 15 (N = 4): Combined -Query-Tree Protocol 
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Figure 6.12: Layout for Tag# 15 (N = 4): Combined -Query-Tree Protocol 
6.5. Layout Level Comparison of the four protocols 
During layout implementation, the four major protocols discussed in this work were 
evaluated a) in terms of power consumption and total number of cells and pins used by 
each protocol generated from "Encounter" and b) in terms of instantaneous power 
consumption generated in "dfll" environment. 
6.5.1. Comparison of the four protocols using "Encounter" 
For each protocol, the net list file that was generated using "Encounter" ("Encounter" is a 
tool that we used in our work to place and run our design) was simulated by the 
respective test bench to generate a value change dump (VCD) file. This VCD file 
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contains the switching activity for the particular protocol. Then, accurate power 
consumption was estimated using the VCD file, the capacitance information obtained 
from "Encounter", and the frequency of operation. We used a frequency of 20MHz in our 
design. 
Power consumption can be accurately estimated using the following equation [13] 
Psw = 0.5 * Cload * Vdd 2 * fclk * Eitransitions) 
Where> Chad= Y,CG+CWire C7-1) 
allfanoul 
And 
P* =Q-5*VM2*fcik *fJ[cci*Ei (transitions)] (7.2) 
i=i 
Where, 
Psw and Pint are switching and internal powers; Njn is # of internal nodes 
CQ1 is gate capacitance of ith fan-out and CWjre is interconnect capacitance of the driver net 
E'(transitions) is expected # of transitions at node i. 
Vdd is the supply voltage (Vdd = 1.62V in our work) 
The capacitance information was obtained from "Encounter" after extracting RC. Table 
6.2 shows the capacitance information for the Binary-Tree Protocol design. 
From Table 6.2, the total capacitance (Q0ad) is calculated to be 0.9964 lpF. For other 
protocols, information about their capacitance was obtained using similar methods, but 
they are left out here to prevent repetition. 
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Table 6.3 shows summery of the comparative metric results for the four protocols for N = 
4 and n = 4. 
In Table 6.3, we see that for the protocols under study, the total clock cycles obtained 
from simulation results exactly matches the predicted clock cycles from protocol level 
analysis. Other metrics, such as power and energy do not reflect the results obtained in 
protocol level analysis. The main reason for the discrepancies is due to the fact that 
power analysis in protocol level was confined to state transitions only, but in layout level 
it was highly dependant on total capacitance and total switching activity. 
As can be seen from Table 6.3, as a result of increase in total capacitance and total 
switching activity going from Binary to Query to Improved-Query to Combined 
Binary-Query trees, their corresponding power increases in that order. This clearly is 
different from the order of power increase we found in protocol level analysis where the 
order of increase was from Combined to Query, Improved-Query to Binary. We should 
note that the total power consumption shown in Table 6.3 is not based on equal clock 
cycles. If we seek total power consumption under equal cycles, say selecting Clks to be 
the reference clock cycle, then Total power (uW) of Query, Improved-Query, and 
Combined will be 49.55, 50.54, and 33.64 respectively. Hence the Combined 
Binary-Tree will provide the lowest power consumption. 
From energy point of view (where Total Energy = Total Power * Total number of Clock 
cycles * Period), the Combined Binary-Tree outperforms the other tree protocols. 
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Table 6.2: Capacitance information for the Binary-Tree Protocol 
Binary Protocol (N = 4, n = 4) 
The wireCap, pinCap and totalCap are in the unit of pF and 
The netLength is in the unit micron. 
The capPerUnitLen is in pF per micron. 
netName 
CK 
Null 
Input_R 
Reset 
Outl 
CK_L2_N0 
CK_L1_N0 
N30 
N31 
n2 
n3 
n4 
n5 
n6 
n7 
n8 
n9 
nlO 
nl2 
nl3 
nl4 
nl5 
nl6 
nl7 
nl8 
nl9 
State[l] 
State[0] 
wireCap 
0.002197 
0.004467 
0.00186 
0.00186 
0.002233 
0.006767 
0.00224 
0.001488 
0.002132 
0.001061 
0.000464 
0.009321 
0.008933 
0.009894 
0.005579 
0.001997 
0.001192 
0.007085 
0.001135 
0.00509 
0.00175 
0.001253 
0.003335 
0.001621 
0.009981 
0.000611 
0.00236 
0.006517 
pinCap 
0.010417 
0.004936 
0.003457 
0.003457 
0 
0.010246 
0.010417 
0.00184 
0.00184 
0.004032 
0.003746 
0.010072 
0.01629 
0.023573 
0.014191 
0.00348 
0.007355 
0.012581 
0.003365 
0.007795 
0.004374 
0.004743 
0.010217 
0.003175 
0.01782 
0.003175 
0.011706 
0.019926 
totalCap 
0.012614 
0.009403 
0.005317 
0.005317 
0.002233 
0.017013 
0.012657 
0.003328 
0.003972 
0.005093 
0.00421 
0.019393 
0.025223 
0.033467 
0.01977 
0.005477 
0.008547 
0.019666 
0.0045 
0.012885 
0.006124 
0.005996 
0.013552 
0.004796 
0.027801 
0.003786 
0.014066 
0.026443 
Net 
Length 
16.36 
33.19 
13.82 
13.82 
16.59 
50.28 
16.64 
11.04 
15.84 
7.88 
3.46 
69.4 
66.855 
73.5 
41.98 
14.84 
8.9 
52.72 
8.44 
38.06 
13.26 
9.4 
24.76 
12.06 
74.18 
4.62 
17.54 
48.5 
wireCapPer 
UnitLen 
1.34E-04 
1.35E-04 
1.35E-04 
1.35E-04 
1.35E-04 
1.35E-04 
1.35E-04 
1.35E-04 
1.35E-04 
1.35E-04 
1.34E-04 
1.34E-04 
1.34E-04 
1.35E-04 
1.33E-04 
1.35E-04 
1.34E-04 
1.34E-04 
1.34E-04 
1.34E-04 
1.32E-04 
1.33E-04 
1.35E-04 
1.34E-04 
1.35E-04 
1.32E-04 
1.35E-04 
1.34E-04 
nr 
Fanout 
4 
3 
4 
6 
3 
1 
2 
3 
1 
2 
1 
1 
2 
1 
4 
1 
3 
5 
0.012614 
0.009403 
0.005317 
0.005317 
0.002233 
0.068052 
0.012657 
0.003328 
0.003972 
0.005093 
0.00421 
0.058179 
0.100892 
0.200802 
0.05931 
0.005477 
0.017094 
0.058998 
0.0045 
0.02577 
0.006124 
0.005996 
0.027104 
0.004796 
0.111204 
0.003786 
0.042198 
0.132215 
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Table 6.3: Implementation results for the Binary, Query, Improved-Query, and 
Combined-Binary-Query protocols for N = 4 and n = 4 
Metrics 
Clock cycles (Clk) 
Total capacitance (pF) 
Switching power (uW) 
Internal power (uW) 
Leakage power (uW) 
Total power (uW) 
Total activity 
Total Energy (pJ) 
Binary 
31 
0.99641 
4.1094 
31.593 
0.028176 
35.731 
574 
55.38305 
Query 
42 
1.165214 
4.485 
32.036 
0.028139 
36.576 
784 
76.809 
Improved-Query 
41 
1.317833 
5.1409 
33.044 
0.031744 
38.217 
873 
78.345 
Combined 
27 
1.49723 
5.9422 
32.653 
0.029359 
38.625 
757 
52.144 
Physical parameters 
# of cells 
# of nets 
# of pins 
#ofI/Os 
23 
28 
85 
5 
24 
29 
93 
5 
25 
31 
99 
5 
34 
39 
123 
5 
6.5.2. Comparison of the four protocols in "dfll" 
After the physical implementation of the four protocols was performed in "dfll" (dfll is a 
Cadence Design Frameworkll directory where physical implementation and final design 
verification is done), physical testing circuit was setup to measure the instantaneous 
power as well as to verify the functionality of each protocols. In this testing, all inputs are 
digital where " 1 " represents 1.8V and "0" represents 0V 
Figure 6.13 shows the circuit used to test the Binary-Tree Protocol for N = 4 and n = 2. In 
this circuit, a square-wave with a period of 50ns is used as a clock input. "Reset" is set to 
" 1 " at the first positive edge clock to start the reading process and reset to "0" for the rest 
of reading cycle. After the application of "Reset", the values of "Null" and "Input_R" are 
set to follow the pattern outlined in Table 3.1 (Identification Process of Two tags (n = 2) 
by Binary-Tree Protocol for N = 4). 
6. Implementation and Comparison of the Four Protocols at Different Levels of Abstraction 
Simulation is done for 925ns and the results of the simulation including the instantaneous 
power consumption are plotted. We used 925ns simulation time for this protocol because: 
the total clock cycles obtained either from Table 3.1 or equation (3.2) (for N = 4, n = 2) is 
17, and after including the initial one clock cycle for "Reset" and another half clock cycle 
for final state return from "S3" to "SO"; the total clock cycles will be 18.5. Hence, 18.5 * 
50ns = 925ns. 
For the rest of the protocols, the same testing setup as Figure 6.13 is used. The exception 
for each protocol include: the values of "Null" and "Input_R", the device under test, and 
the simulation time. 
Figure 6.13: Test setup to determine instantaneous power by Binary-Tree Protocol (N = 4, n = 2) 
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6.5.2.1. Results from Physical Implementation for Binary-Tree 
Protocol 
Figure 6.14 shows the results of the simulation for Binary-Tree after simulation for 925ns. 
The figure displays "Supply current", current through Vaa and "Output" for input vectors 
of "Reset", "InputJR", and "Null". From the figure, we verified that the result (output) 
we are getting accurately follows Table 3.1. 
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Figure 6.14: Results of Simulation for Binary-Tree Protocol (N = 4, n = 2) 
Figure 6.15 shows the instantaneous power consumption of this protocol for the 
simulation period. The average power is also displayed on the figure. 
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The instantaneous power is shown to have a maximum value of 1.763uW at 775us. The 
average power is calculated to be 6.572uW. 
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Figure 6.15: Instantaneous power for Binary-Tree Protocol (N = 4, n = 2) 
6.5.2.2. Results from Physical Implementation for Query-Tree 
Protocol 
As mentioned in section 6.5.2, the testing setup is similar to Figure 6.13 but the 
assignment of "Null" and "Input_R" need to follow a modified Table 3.5. Table 3.5 is 
used for N = 5, n = 2; hence similar table can be constructed for N = 4, n = 2. 
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Simulation is done for 975ns and the results of the simulation including the instantaneous 
power consumption are plotted. We used 975ns simulation time for this protocol because: 
the total clock cycles obtained using equation (3.8) (for N = 4, n = 2) is 18, and after 
including the initial one clock cycle for "Reset" another half clock cycle for final state 
return from "S2" to "SO"; the total clock cycles will be 19.5. Hence, 19.5 * 50ns = 975ns. 
Figure 6.16 shows the results of the simulation for Query-Tree after simulation for 975ns. 
The figure displays "Supply current" and "Output" for input vectors of "Reset", 
"Input_R", and "Null". From the figure, we verified that the result (output) we are getting 
accurately describes the total reading of Query-Tree Protocol for N = 4, n = 2. 
69 
6. Implementation and Comparison of the Four Protocols at Different Levels of Abstraction 
a?w fci«^',M rw#i 
B» £*' S£"* Hie 
3D <? ^ ^ ^ ^ < ^ 
Ne*. Oowi.,. Rotate CwwsrCiockwse Rotete Ciockwse Zoomfn ZowpOut Normrf Si*« B«st Fit 
i% an mm am «* tag aiiu i i a »*** Hei» 
^iKBfc* 'iwistWfjoe^ 
T»w»Hm*R*sqa»r#« 
S^"^t^JIVTutTemX -
jLixLjjiuiiaii 
M l , -TSSRT: 
l l |f7!Rpubnii 
^8" , ,TW | ' 
i / \ 
/ 
A 
\ / 
A 
i 
i<M~rSSm -•— » .: ::: : : : : : 
,„ 7S0.O- ' 
^ ioao' i 
J 2SOO 
0 
3-4: 4 7 < I « T 
S i 
, . ) . . ! • . I.-. • -
929 032pA 
aoo<s •too i} soo a 
time iusi 
w»Ma^!f^"wms 
Figure 6.16 Results of Simulation for Query-Tree Protocol (N = 4, n = 2) 
Figure 6.17 shows the instantaneous power consumption of this protocol for the 
simulation period. The average power is also displayed on the figure. 
The instantaneous power is shown to have a maximum value of 1.577uW at 325us. The 
average power is calculated to be 8.375uW. 
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Figure 6.17: Instantaneous power for Query-Tree Protocol (N = 4, n = 2) 
6.5.2.3. Results from Physical Implementation for Improved 
Query-Tree Protocol 
The testing setup is also similar to Figure 6.13; but the assignment of testing vectors of 
"Null" and "Input_R" need to follow a modified Table 3.7. Table 3.7 is constructed for N 
= 5, n = 2; hence similar table can easily be constructed for N = 4, n = 2. 
Simulation is done for 975ns and the results of the simulation including the instantaneous 
power consumption are plotted. We used 975ns simulation time for this protocol because: 
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the total clock cycles obtained using equation (3.18) (for N = 4, n = 2) is 18, and after 
including the initial one clock cycle for "Reset" another half clock cycle for final state 
return from "S2" to "SO"; the total clock cycles will be 19.5. Hence, 19.5 * 50ns = 975ns. 
Figure 6.18 shows the results of the simulation for Improved Query-Tree after simulation 
for 975ns. The figure displays "Supply current" and "Output" for input vectors of "Reset", 
"Input_R", and "Null". From the figure, we verified that the result we are getting 
accurately describes the total reading of the Improved Query-Tree Protocol for N = 4, n = 
2. 
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Figure 6.18: Results of Simulation for Improved Query-Tree Protocol (N = 4, n = 2) 
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Figure 6.19 shows the instantaneous power consumption of this protocol for the 
simulation period. The average power is also displayed on the figure. 
The instantaneous power is shown to have a maximum value of 1.865uW at 525us. The 
average power is calculated to be 10.34uW. 
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Figure 6.19: Instantaneous power for Improved Query-Tree Protocol (N = 4, n = 2) 
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6.5.2.4. Results from Physical Implementation for 
Combined-Binary-Tree Protocol 
The testing setup is again similar to Figure 6.13; but the assignment of "Null" and 
"Input_R" need to follow a modified Table 4.1. Again, Table 4.1 is constructed for N = 5, 
n = 2; hence similar table can easily be constructed for N = 4, n = 2. 
Simulation is done for 725ns and the results of the simulation including the instantaneous 
power consumption are plotted. We used 725ns simulation time for this protocol because: 
the total clock cycles obtained using equation (4.2) (for N = 4, n = 2) is 13, and after 
including the initial one clock cycle for "Reset" another half clock cycle for final state 
return from "S3" to "SO"; the total clock cycles will be 14.5. Hence, 14.5 * 50ns = 725ns. 
Figure 6.20 shows the results of the simulation for Combined-Binary-Query-Tree after 
simulation for 725ns. The figure displays "Supply current" and "Output" for input 
vectors of "Reset", "Input_R", and "Null". From the figure, we verified that the result we 
are getting accurately describes the total reading of the Combined-Binary-Query-Tree 
Protocol for N = 4, n = 2. 
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Figure 6.20: Results of Simulation for Combined-Binary-Query-Tree Protocol (N = 4, n = 2) 
Figure 6.21 shows the instantaneous power consumption of this protocol for the 
simulation period. The average power is also displayed on the figure. 
The instantaneous power is shown to have a maximum value of 2.005uW at 675us. The 
average power is calculated to be 23.3uW. 
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Figure 6.21: Instantaneous power for Combined-Binary-Query-Tree Protocol (N = 4, n = 2) 
Note that when equal reading time is taken for comparison, the average power for this 
protocol (Proposed protocol) will reduce by 725/925 = 0.784; where 925ns is the reading 
time for binary tree protocol and 725ns for proposed protocol. Hence, when equal reading 
time of 925ns is considered, the average power consumed for binary, query, 
improved-query, and combined-binary-query protocols will be 6.572uW, 8.828uW, 
10.899uW, and 18.262uW respectively. 
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Chapter 7 Conclusions and Future Work 
7.1. Conclusions and Contributions 
We have studied protocol-level and implementation-level performance analysis for 
anti-collision protocols in RFID systems. Since the performance of a particular protocol 
depends on the ID distribution of the tags, our discussions are based on the worst-case 
scenario for a given number of tags available. In protocol level, for binary-tree, 
query-tree and improved query-tree, formulas for the number of state transitions and 
clock cycles were derived. In particular, we have proposed an improved protocol that 
combines the binary-tree and query-tree protocols and derived the number of state 
transitions and clock cycles for this protocol as well. The various protocols were 
evaluated in terms of number of transitions, clock cycles, power consumptions, and 
energy. In implementation-level, we designed the various protocols in different levels of 
abstractions and performed accurate power analysis in layout level. From the power 
analysis obtained in layout level, where we used small value of ID bits, N = 4, we 
concluded that power consumption was dominated by the total capacitance and total 
switching activity not by the sole consideration of state transitions as in the case for 
protocol-level analysis. But for implementation that uses large values of N, the state 
switching activities will be dominant over the capacitances, and the corresponding 
layout-level power consumption is expected to be consistent with the results obtained 
through protocol-level analysis. We also asserted that, the proposed protocol not only 
needs less clock cycles compared to other protocols, but also outperforms them in terms 
of power as well as energy consumptions. 
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7.2. Future Work 
An RFID tag, in addition to anti-collision protocol block, is mainly consisted of power 
generator circuit (AC/DC converter), modulator, decoder, encoder, power control, 
instruction sequencer, and memory blocks [3, 14]. Our study is concentrated only on 
analyzing and realizing of different anti-collision protocols; hence there are many blocks 
in RFID tag that need research. The current antenna and capacitor combination for power 
receiving and AC/DC conversion needs further study. The analog circuitry involving 
modulator, decoder, and encoder also requires further study. 
In our study, the protocol-level and implementation-level performance analysis was 
based on purely digital inputs. When we develop the state diagrams (Figure 2.2, 2.3, and 
4.1) that represent the respective protocols, we assumed that the conditions (inputs) for 
state transitions were purely digital ones. The fact is we are dealing with wireless 
communication that introduces error during receiving and transmission of signals 
between reader and tags. As a result, we need to consider the effect of error in the 
analysis. The future work need to consider introduction of error when developing state 
diagrams for various protocols. 
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Appendix A RTL Codes and Test benches 
For every protocol used in our work, an RTL code (Verilog code) was written and its 
functionality was verified using a respective test bench (written in Verilog). In this 
section, the top-level module (Verilog code) as well the corresponding test bench for 
Binary-Tree Protocol, Query-Tree Protocol, Improved-Query-Tree Protocol, and 
Combined-Binary Tree Protocol are listed. 
The following file names are given to the protocols: 
• For Binary-Tree Protocol: bina_last4 
• For Query-Tree Protocol: query_last4 
• For Improved-Query-Tree Protocol: impquery_last4 
• For Combined-Binary-Tree Protocol: combined_last4 
In the file names, "last" is used to represent the last tag (or worst-case tag) and "4" is 
used to indicate a 4-bit ID. 
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A.l. RTL Code and Test bench for the Binary-Tree 
Protocol 
A. 1.1. RTL Code for the Binary-Tree Protocol 
/* 
Verilog Top-level module for Binary Protocol includes the sequential, combinational and ID 
memory of the Binary-Tree Protocol for the last tag, tag # 1111. 
Out1 is used to determine the status of the state: 
Out1 = 1 — > enquiry bit is same as the ID bit 
Out1 = 0 —> enquiry bit is different from ID bit, hence state is in SO 
If tag # had been different from 1111, then additional port Out2 would have been needed such 
that: 
Out1 = 1 & Out1 = 0 —> present ID bit is 1 
Out1 = 0 & Out1 = 1 —> present ID bit is 0 
Out1 = 0 & Out1 = 0 -> state is in SO 
7 
module bina_last4 (CK,Null,lnput_R,Reset,Out1); 
parameter S0=2'b00; 
parameter S1=2'b01; 
parameter S2=2'b11; 
parameter S3=2'b10; 
input CK; //System clock from the reader 
input Null; //Start from the reader 
input lnput_R; //Received bit from the reader 
input Reset; 
output Out1; //Out1 used to output the data 
reg Out1; 
//Out1 stores the current bit of the ID to compare it with the received bit from the reader 
reg [3:0] ID_byte; //Register to ID of the tag 
reg [1:0] State; //Used for the four states 
reg [1:0] index; //Index to point the current bit in ID 
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//Sequential part: Initialization and changing of states 
always @ (posedge CK or posedge Reset) 
begin 
if (Reset) 
begin 
State <= 
ID_byte <= 
Index <= 
end 
else 
begin 
case (State) 
SO: 
if (Null) 
begin 
State 
index 
end 
else 
begin 
State 
index 
end 
S1: 
if (lnput_R A 
begin 
State 
index 
end 
else 
begin 
State 
index 
end 
S2: 
if (index==1 
begin 
State 
index 
end 
SO; 
: 4'b1111; 
2'b11; 
<=S1; 
<=2'b11; 
<=S0; 
<=2'b11; 
1
 ID_byte[index]) 
<=S0; 
<=2'b11; 
<=S2; 
<= index; 
) 
<=S3; 
<= index-1; 
84 
Appendix A. RTL Codes and Test benches 
else 
begin 
State <= S1; 
index <= index - 1 ; 
end 
S3: 
begin 
State <= S3; 
index <= index; 
end 
default: 
begin 
State <= SO; 
index <= 2'b11; 
end 
endcase 
end 
end 
always @ (State) 
begin 
if (State==S0) 
begin 
Out1 =1'b0; 
end 
else 
begin 
Out1 = ID_byte[index]; 
end 
end 
endmodule 
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A. 1.2. Test bench for the Binary-Tree Protocol 
//Tester for Tag #1111 using the binary protocol 
'timescale 1 ns /1 ps 
module bina_last4_tb; 
parameter in1 =3, in2=4; 
reg CK,Null,lnput_R,Reset; 
reg [in1-1:0] Input; 
wire Out1; 
integer indexl, index2; 
bina_last4 uO(CK,Null,lnput_R,Reset,Out1); 
initial 
begin 
CK = 0; 
Null = 0; 
lnput_R = 0; 
Reset = 0; 
Input = 7'b100; 
end 
initial 
begin 
$dumpfile ("bina_last4_encounter.dump"); 
$dumpvars (1 ,u0); 
repeat (1) ©(negedge CK); Reset = 1; 
repeat (1) ©(negedge CK); Reset = 0; Null = 1; 
//Use 3 cycles before Null = 0, to implement the No response condition 
repeat (3) ©(negedge CK); 
for(index2=in2-1 ;index2>=0;index2=index2-1) 
begin 
lnput_R = Input[in1-1]; 
for(index1 =in1 -2;index1 >=0;index1 =index1 -1) 
begin 
Null = 0; 
repeat (2) ©(negedge CK); 
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// Condition to test for Reset 
r 
if (index2==2 && indexl ==1) Reset = 1; 
else 
*/ 
// Condition to test for wrong input 
/* 
if (index2==2 && indexl ==1) lnput_R = 0; 
else 
7 
lnput_R = Input[index1]; 
end 
repeat (2) ©(negedge CK); 
Input = lnput+1; 
Null = 1; 
repeat (1) ©(negedge CK); 
end 
$dumpoff; 
Null = 0; 
Reset = 1; //To show changing from S3 to SO 
#20 $finish; 
end 
always 
#25 CK = ~CK ; 
//To display inputs and output of the design in table form 
initial 
begin 
$display("\t\ttime\tCK\tNull\tReset\tlnput_R\t\tOut1"); 
$monitor("%d\t%b\t%b\t%b\t%b\t\t%b",$time,CK,Null,Reset,lnput_R,Out1); 
end 
endmodule 
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A.2. RTL Code and Test bench for the Query-Tree 
Protocol 
A.2.1. RTL Code for the Query-Tree Protocol 
i* 
Includes the sequential, combinational and ID memory of the Query-Tree Protocol for the last tag, 
tag # 1111 
Out1 is used to determine the status of the state: 
Out1 = 1 —> enquiry bit is same as the ID bit 
Out1 = 0 —> enquiry bit is different from ID bit, hence state is in SO 
If tag # had been different from 1111, then additional port Out2 would have been needed such 
that: 
Out1 = 1 & Out1 = 0 —> present ID bit is 1 
Out1 = 0 & Out1 = 1 —> present ID bit is 0 
Out1 = 0 & Out1 = 0 —> state is in SO 
Condition from SO to S1 is when (Null && !lnput_R) is true 
Condition from S1 to S2 is when (Null && !lnput_R) is true 
7 
module query_last4 (CK,Null,lnput_R,Reset, Out1); 
parameter S0=2'b00; 
parameter S1 =2'b01; 
parameter S2=2'b10; 
input CK; //System clock from the reader 
input Null; //Null from the reader 
input lnput_R; //Received bit from the reader 
input Reset; 
output Out1; //Out1 used to output the data 
reg Out1; 
//Out1 stores the current bit of the ID to compare it with the received bit from the reader 
reg [3:0] ID_byte; 
reg [1:0] State; 
reg [1:0] index; 
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//Sequential part: Initialization and changing of states 
always @ (posedge CK or posedge Reset) 
begin 
if (Reset) 
begin 
State <= SO; 
ID_byte <=4'b1111; 
index <= 2'b11; 
end 
else 
begin 
case (State) 
SO: 
if (Null && !lnput_R) 
begin 
if(index==2'b11) 
begin 
State <= S1; 
index <=2'b11; 
end 
else 
begin 
State <= SO; 
index <= 2'b11; 
end 
end 
else 
begin 
State <= SO; 
index <= index; 
end 
S1: 
if (Null && !lnput_R) 
begin 
State <= S2; 
index <= index; 
end 
else if (lnput_R A ID_byte[index]) 
begin 
State <= SO; 
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end 
else 
begin 
State 
index 
end 
S2: 
if (!index) 
begin 
State 
index 
end 
else 
begin 
State 
index 
end 
default: 
begin 
State 
index 
end 
endcase 
end 
end 
always @ (State or index) 
begin 
if (State==S0) 
begin 
Out1 =1'b0; 
end 
else 
begin 
Out1 = ID_byte[ir 
end 
end 
<= index-1; 
<=S1; 
<= index-1; 
<=S0; 
<=2'b11; 
<=S2; 
<= index-1; 
<=S0; 
<= 2'b11; 
idex]; 
endmodule 
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A.2.2. Test bench for the Query-Tree Protocol 
//Tester for Tag #1111 using the Query protocol 
'timescale 1 ns /1 ps 
module query_last4_tb; 
parameter in1=3, in2=4; 
//in2 is used for the number of tags available, here n = 4 
//in1 is used to limit the number of bits for commands, say For N = 4, n = 2: 
//N-1-0-N, N-1-1-N; hence command needs 2 bit [in1-2:0], excluding N (Null) and 
//N-1-0-0-N, N-1-0-1-N, N-1-1-0-N, and N-1-1-1-N; hence 3 bits [in1-1:0] 
reg CK,Null,lnput_R,Reset; 
reg [in1 -2:0] Inputl; //used for the 2-bit command 
reg [in1 -1:0] Input2; //used for the 3-bit command 
wire Out1; 
integer indexl, index2; 
query_last4 u0(CK,Null,lnput_R,Reset,Out1); 
initial 
begin 
CK = 0; 
Null = 0; 
lnput_R = 0; 
Reset = 0; 
Inputl = 2'b10; //To simulate N-1-0-N and N-1-1-N commands 
Input2 = 3'b100; //To simulate N-1-0-0-N, N-1-0-1-N, N-1-1-0-N and N-1-1-1-N //commands 
end 
initial 
begin 
$dumpfile ("query_last4_encounter.dump"); 
$dumpvars (1,u0); 
repeat (1) ©(negedge CK); Reset = 1; 
repeat (1) @(negedge CK); Reset = 0; Null = 1; lnput_R= 0; //To simulate N-N command 
//Use 2 cycles before Null = 0, to implement the first Null-Null command 
repeat (2) ©(negedge CK); Null = 0; 
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repeat (4) ©(negedge CK); Null = 1; IIA cycles including SO state 
repeat (1) ©(negedge CK); Null = 0; 
//The following for loop simulates the N-1-0-N and N-1-1-N commands 
for(index2=(in2/2)-1 ;index2>=0;index2=index2-1) 
begin 
lnput_R = lnput1[in1-2]; 
for(index1 =in1 -3;index1 >=0;index1 =index1 -1) 
begin 
Null = 0; 
repeat (1) @(negedge CK); 
lnput_R = Input1[index1]; 
end 
repeat (1) @(negedge CK); 
Inputl = Input1+1; 
Null = 1; lnput_R= 0; // to switch from S1 to S2 
repeat (1) ©(negedge CK); Null = 0; 
//after the rest of two clock cycles and SO 
repeat (2) ©(negedge CK); Null = 1; lnput_R= 0; 
repeat (1) ©(negedge CK); Null = 0; 
end 
//The following for loop simulates N-1-0-0-N, N-1-0-1-N, N-1-1-0-N, and N-1-1-1-N //commands 
begin: fori 
for(index2=in2-1 ;index2>=0;index2=index2-1) 
begin 
lnput_R = lnput2[in1-1]; 
for(index1 =in1 -2;index1 >=0;index1 =index1 -1) 
begin 
Null = 0; 
repeat (1) ©(negedge CK); 
lnput_R = Input2[index1]; 
end 
repeat (1) ©(negedge CK); 
Input2 = Input2+1; 
Null = 1; lnput_R= 0; // to switch from S1 to S2 
repeat (1) ©(negedge CK); Null = 0; 
if (index2==0) disable fori ; 
else 
begin 
repeat (1) ©(negedge CK); Null = 1; lnput_R= 0; 
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//after the rest of one clock cycle and SO 
repeat (1) @(negedge CK); Null = 0; 
end 
end 
end 
$dumpoff; 
Null = 0; 
repeat (1) ©(negedge CK); Reset = 1; //To show changing from S3 to SO 
#20 $finish; 
end 
always 
#25 CK = ~CK ; 
Initial 
begin 
$display("\t\ttime\tCK\tNull\tReset\tlnput_R\t\tOut1"); 
$monitor("%d\t%b\t%b\t%b\t%b\t\t%b",$time,CK,Null,Reset,lnput_R,Out1); 
end 
endmodule 
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A.3. RTL Code and Test bench for the Improved 
Query-Tree Protocol 
A.3.1. RTL Code for the Improved Query-Tree Protocol 
/* 
Verilog Top-level module for Improved Query-Tree Protocol includes the sequential, combinational 
and ID memory of the Improved Query-Tree Protocol for the last tag, tag # 1111 
Out1 is used to determine the status of the state: 
Out1 = 1 —> enquiry bit is same as the ID bit 
Out1 = 0 —> enquiry bit is different from ID bit, hence state is in SO 
Condition from SO to S1 is when (Null && !lnput_R) is true 
Condition from S1 to S2 is when (Null && !lnput_R) is true 
Condition from S2 to SO is when SS = (Null && lnput_R) is true 
7 
module impquery_last4 (CK,Null,lnput_R,Reset, Out1); 
parameter S0=2'b00; 
parameter S1 =2'b01; 
parameter S2=2'b10; 
input CK; //System clock from the reader 
input Null; //Null from the reader 
input lnput_R; //Received bit from the reader 
input Reset; 
output Out1; //Out1 used to output the data 
reg Out1; 
//Out1 stores the current bit of the ID to compare it with the received bit from the reader 
reg [3:0] ID_byte; 
reg [1:0] State; 
reg [1:0] index; 
//Sequential part: Initialization and changing of states 
always @ (posedge CK or posedge Reset) 
begin 
if (Reset) 
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begin 
State <= SO; 
ID_byte <=4'b1111; 
index <= 2'b11; 
end 
else 
begin 
case (State) 
SO: 
if (Null && !lnput_R) 
begin 
if(index==2'b11) 
begin 
State <= S1; 
index <= 2'b11; 
end 
else 
begin 
State <= SO; 
index <= 2'b11; 
end 
end 
else 
begin 
State <= SO; 
index <= index; 
end 
S1: 
if (Null && !lnput_R) 
begin 
State <= S2; 
index <= index; 
end 
else if (lnput_R A ID_byte[index]) 
begin 
State <= SO; 
index <=index-1; 
end 
else 
begin 
State <= S1; 
index 
end 
S2: 
if (! index) 
begin 
State 
index 
end 
<= index-1; 
<=S0; 
<= 2'b11; 
else if (Null && lnput_R) 
begin 
State 
index 
end 
else 
begin 
State 
index 
end 
default: 
begin 
State 
index 
end 
endcase 
end 
end 
always @ (State or index) 
begin 
if (State==S0) 
begin 
Out1 =1'b0; 
end 
else 
begin 
<=S0; 
<= 2'b11; 
<=S2; 
<= index-1; 
<=S0; 
<=2'b11; 
Out1 = ID_byte[index]; 
end 
end 
endmodule 
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A.3.2. Test bench for Improved Query-Tree Protocol 
//Tester for Tag #1111 using the Improved Query protocol 
'timescale 1 ns / 1 ps 
module impquery_last4_tb; 
parameter in1=3, in2=4; 
reg CK,Null,lnput_R,Reset; 
reg[in1-2:0]lnput1; 
reg[in1-1:0] Input2; 
wireOutl; 
integer indexl, index2; 
impquery_last4 uO(CK,Null,lnput_R,Reset,Out1); 
initial 
begin 
CK = 0; 
Null = 0; 
lnput_R = 0; 
Reset = 0; 
Inputl = 2'b10; Input2 = 3'b100; 
end 
initial 
begin 
$dumpfile ("impqueryJast4_encounter.dump"); 
$dumpvars (1,u0); 
repeat (1) ©(negedge CK); Reset = 1; 
repeat (1) ©(negedge CK); Reset = 0; Null = 1; lnput_R = 0; 
//Use 2 cycles before Null = 0, to implement the first Null-Null command 
repeat (2) ©(negedge CK); Null = 0; 
repeat (2) ©(negedge CK); Null = 1; lnput_R = 1; //Stop Send 
repeat (1) ©(negedge CK); lnput_R = 0; //Prepare for SO to S1 
repeat (1) ©(negedge CK); Null = 0; //return to SO then to S1 
for(index2=(in2/2)-1 ;index2>=0;index2=index2-1) 
begin 
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lnput_R = lnput1[in1-2]; 
for(index1 =in1 -3;index1 >=0;index1 =index1 -1) 
begin 
Null = 0; 
repeat (1) ©(negedge CK); 
lnput_R = Input1[index1]; 
end 
repeat (1) ©(negedge CK); 
Inputl = Input1+1; 
Null = 1; lnput_R = 0; // to switch from S1 to S2 
repeat (1) ©(negedge CK); Null = 0; 
repeat (1) ©(negedge CK); Null = 1; lnput_R = 1;//Stop Send, then from S2 to SO 
repeat (1) ©(negedge CK); lnput_R = 0; //Prepare for SO to S1 
repeat (1) ©(negedge CK); Null = 0; //return to SO then to S1 
end 
begin: fori 
for(index2=in2-1 ;index2>=0;index2=index2-1) 
begin 
lnput_R = lnput2[in1-1]; 
for(index1 =in1 -2;index1 >=0;index1 =index1 -1) 
begin 
Null = 0; 
repeat (1) ©(negedge CK); 
lnput_R = Input2[index1]; 
end 
repeat (1) ©(negedge CK); 
Input2 = Input2+1; 
Null = 1; lnput_R = 0; // to switch from S1 to S2 
repeat (1) ©(negedge CK); Null = 0; 
if (index2==0) disable fori ; 
else 
begin 
repeat (1) ©(negedge CK); Null = 1; //after the rest of one clock cycle and SO 
repeat (1) ©(negedge CK); Null = 0; 
end 
end 
end 
$dumpoff; 
Null = 0; 
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repeat (1) ©(negedge CK); Reset = 1; //To show changing from S3 to SO 
#20 $finish; 
end 
always 
#25 CK = ~CK ; 
//To display inputs and output of the design in table form 
initial 
begin 
$display("\t\ttime\tCK\tNull\tReset\tlnput_R\t\tOut1"); 
$monitor("%d\t%b\t%b\t%b\t%b\t\t%b",$time,CK,Null,Reset,lnput_R,Out1); 
end 
endmodule 
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A.4. RTL Code and Test bench for the Query-Tree 
Protocol 
A.4.1. RTL Code for the Proposed Protocol 
r 
Verilog Top-level module for the proposed Protocol includes the sequential, combinational and ID 
memory of the Combined-Binary-Query-Tree Protocol for the last tag, tag # 1111 
Out1 is used to determine the status of the state: 
Out1 = 1 —> enquiry bit is same as the ID bit 
Out1 = 0 —> enquiry bit is different from ID bit, hence state is in SO 
1) Condition from SO to S1 is when (Null && !lnput_R) is true and when index == 2'b11 
Otherwise SO to SO 
2) Condition from S1 to S2 is when (Null && !lnput_R) is true and when (lnput_R A ID_byte[index]) 
is false: 
if lnput_R A ID_byte[index] is true, S1 to S1 
Otherwise S1 to SO 
3) Condition from S2 to S3 is when SS = (Null && lnput_R) is true and when index != 0 
if SS == 0 and index != 0 then S2 to S2 
if index == 0, S2 to SO 
4) Condition from S3 to S2 is when lnput_R A ID_byte[index] is false 
Otherwise S3 to SO 
7 
module combined_last4 (CK,Null,lnput_R,Reset, Out"!); 
parameter S0=2'b00; 
parameter S1 =2'b01; 
parameter S2=2'b10; 
parameter S3=2'b11; 
input CK; //System clock from the reader 
input Null; //Null from the reader 
input lnput_R; //Received bit from the reader 
input Reset; 
output Out1; //Out1 used to output the data 
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reg Out1; 
//Out1 stores the current bit of the ID to compare it with the received bit from the reader 
reg [3:0] ID_byte; 
reg [1:0] State; 
reg [1:0] index; 
//Sequential part: Initialization and changing of states 
always @ (posedge CK or posedge Reset) 
begin 
if (Reset) 
begin 
State <= SO; 
ID_byte <=4'b1111; 
index <= 2'b11; 
end 
else 
begin 
case (State) 
SO: 
if (Null && !lnput_R) 
begin 
if(index==2'b11) 
begin 
State <= S1; 
index <= 2'b11; 
end 
else 
begin 
State <= SO; 
index <= 2'b11; 
end 
end 
else 
begin 
State <= SO; 
index <= index; 
end 
S1: 
if (Null && !lnput_R) 
begin 
State <= S2; 
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index 
end 
else if (Input. 
begin 
State 
index 
end 
else 
begin 
State 
index 
end 
S2: 
if (lindex) 
begin 
State 
index 
end 
<= index; 
_R A ID_byte[index]) 
<=S0; 
<= index-1; 
<=S1; 
<= index-1; 
<=S0; 
<= 2'b11; 
else if (Null && lnput_R) 
begin 
State 
index 
end 
else 
begin 
State 
index 
end 
S3: 
if (lnput_R A 
begin 
State 
index 
end 
else 
begin 
State 
index 
end 
default: 
begin 
<=S3; 
<= index; 
<=S2; 
<= index-1; 
ID_byte[index]) 
<=S0; 
<= 2'b11; 
<=S2; 
<= index-1; 
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State 
index 
end 
endcase 
end 
end 
always @ (State or index) 
begin 
if (State==S0) 
begin 
Out1 =1'b0; 
end 
else 
begin 
Out1 = ID_byte[index]; 
end 
end 
endmodule 
<=S0; 
<= 2'b11; 
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A.4.2. Test bench for the Proposed Protocol 
//Tester for Tag #1111 using the Combined-BQ Protocol 
'timescale 1 ns /1 ps 
module combined_last4_tb; 
parameter in1 =3, in2=4; 
reg CK,Null,lnput_R,Reset; 
reg[in1-2:0] Inputl; 
reg[in1-1:0] Input2; 
wire Out1; 
integer indexl, index2; 
combined_last4 uO(CK,Null,lnput_R,Reset,Out1); 
initial 
begin 
CK = 0; 
Null = 0; 
lnput_R = 0; 
Reset = 0; 
Inputl = 2'b10; Input2 = 3'b100; 
end 
initial 
begin 
$dumpfile ("combined_last4_encounter.dump"); 
$dumpvars (1,u0); 
repeat (1) ©(negedge CK); Reset = 1; 
repeat (1) ©(negedge CK); Reset = 0; Null = 1; lnput_R = 0; 
//Use 2 cycles before Null = 0, to implement the first Null-Null command 
repeat (2) @(negedge CK); Null = 0; 
repeat (2) ©(negedge CK); Null = 1; lnput_R = 1; //Stop Send 
repeat (1) ©(negedge CK); Null = 0;lnput_R = 0; 
//send masking bit lnput_R = 0, in S3. 
repeat (1) ©(negedge CK); Null = 1; lnput_R = 1; //Stop Send 
repeat (1) ©(negedge CK); Null = 0;lnput_R = 0; //send masking bit 
repeat (2) ©(negedge CK); Null = 1; lnput_R = 0; //start 2nd round 
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repeat (1 
repeat (1 
repeat (2 
repeat (1 
//to let tag #10 or 
repeat (1 
repeat (1 
repeat (2 
repeat (1 
repeat (1 
repeat (2 
repeat (1 
repeat (3 
repeat (1 
$dumpofl 
©(negedge CK); Null: 
@(negedgeCK); Nulh 
©(negedge CK); Nulh 
©(negedge CK); Nulh 
1 send their last bit 
:0;lnput_R = 1 
= 0;lnput_R = 0 
;1;lnput_R = 0 
: 0; lnput_R 
©(negedge CK) 
©(negedge CK) 
©(negedge CK) 
©(negedge CK) 
©(negedge CK) 
©(negedge CK) 
©(negedge CK) 
©(negedge CK) 
©(negedge CK) 
Nulh 
Nulh 
Nulh 
NUN: 
Null: 
Null 
Null 
Null 
Null 
0; 
: 1; lnput_R = 0; 
0;lnput_R = 1; 
1;lnput_R = 0; 
1; lnput_R = 1; 
: 0;lnput_R = 0; 
1; lnput_R = 0; 
: 0;lnput_R = 1 
1;lnput_R = 0 
: 0;lnput_R = 1 
//forS1 to S2 for tag #10 or 11 
//start 3rd round 
//received 11 hence jump to S2 
//Stop Send 
//send masking bit 
//start 4th round 
//received 111 hence jump to S2 
//should go to SO after this cycle 
repeat (1) ©(negedge CK); //To show changing from S2 to SO 
#20 $finish; 
end 
always 
#25 CK = ~CK ; 
//To display inputs and output of the design in table form 
initial 
begin 
$display("\t\ttime\tCK\tNull\tReset\tlnput_R\t\tOut1"); 
$monitor("%d\t%b\t%b\t%b\t%b\t\t%b",$time,CK,Null,Reset,lnput_R,Out1); 
end 
endmodule 
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Protocol level performance comparison of the four protocols was performed using 
MATLAB. Two MATLAB programs were written, the first of which compares 
Binary-tree, Query-tree, and Improved-Query-tree protocols and the second one 
compares Binary-tree, Improved-Query-tree, and Combined-Binary-Query-tree protocols. 
Figure 5.1 and Figure 5.2 were the result of the first program, while Figure 5.3 is the 
result of the second program. In both programs, the outputs are tables and graphs that 
show the values of values of number of transitions, clock cycles, number of transitions 
per clock cycles, and power for different values N. 
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B.l. MATLAB Program for Comparison of Binary, Query, 
and Improved Query Protocols 
% Mat lab code for comparison of Binary, Query, and Improved-Query 
%Graph and Table for Binary, Query, and Improved-Query: 
%Worst Case Analysis: 
%Comparison of Binary, Query, and Improved-Query in terms of Number of Transitions, Clock 
%Cycles, energy, and Power: from tag side, where the tag in question is the last tag to be read 
%Variables used in this Matlab that do not correspond to the variables used in the analysis: 
% y is number of tags present (in the analysis "n" was used) 
% z is used to denote ceil(log2(y))-1 (in the analysis "I" was used) 
%Equal clock cycles used to determine power 
%Equivalent transitions are based on the Imp-Query Clock Cycle 
%Table shows Transitions for Binary, Query, and Improved-Query and Graph shows Transitions, 
%Clock Cycles, Energy, and Power for: Binary, Query, and Improved-Query 
%modified on November 21, 2007 
% 1) the first half of the program: Output will be in table form 
clc; 
Nmax = 7; 
for N = 3:Nmax; %N (number of bits) 
fprintf('\nNumber of ID bits = %2.0f\n',N) 
fprintf(Tags\tTb\t\tCkb\tTPCb\tTque\tCkq\t\tTPCq\tTiq\t\tCkiq\tTPCiq\tTeq_bin\tTeq_imq\tTeq 
_q\n') 
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fprintfC \t \t\t \t \t \t \t\t _\t \t\t \t \t \t \t 
_\n ' ) 
for y = 2:(2AN); %The number of tags of the total tags 
if (y>=2A(N-1)) 
x = log(2A(N-1))/log(2); 
x1 = (N+2)*(ceil(0.5*((2A(N-1))-3))+(2A(N-1))+1); 
% x1 is part that adds in Timqclk 
else 
x = log(y)/log(2); 
x1 =(N+2)*(ceil(0.5*(y-3))+y+1); 
end 
z = ceil(x)-1; 
if ((y>=2)&&(y<=2A(N-2))) 
Tb = (2A(z+2))+2*y*(N-z-1)-1; 
Ckb = y*(2*N-1)+3; 
elseif ((y>2A(N-2)))&&(y<=2A(N-1)) 
Tb = (2A(z+1))*(N-z)+(2*y-3); 
Ckb = y*(2*N-1); 
else 
Tb = (2A(z+1))*(N-z)+(2*(2A(N-1))-3); 
Ckb = (2A(N-1))*(2*N-1); 
end 
if(y>=2A(N-1)) 
Tq = z+4*(2A(N-1)); 
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Ckq = (2*(2A(N-1))-1)*(N+2); 
Tiq = z+4*(2A(N-1)); 
Ckiq = 0.0; 
forcount2 = 0:(z-1); 
Ckiq = Ckiq + 
((floor((2A(N-1 )-(2A(count2+1 ))-1 )/((2A(count2+2)))))+1 )*(N+1 -count2); 
end 
Ckiq = Ckiq + x1; 
else 
Tq = z+4*y; 
Ckq = (2*y-1)*(N+2); 
Tiq = z+4*y; 
Ckiq = 0.0; 
forcount2 = 0:(z-1); 
Ckiq = Ckiq + 
((f loor((y-(2A(count2+1 ))-1 )/((2A(count2+2)))))+1 )*(N+1 -count2); 
end 
Ckiq = Ckiq + x1; 
end 
TPCb = Tb/Ckb; 
TPCq = Tq/Ckq; 
TPCiq = Tiq/Ckiq; 
Teq_bin = Tb*(Ckb/Ckiq); 
Teq_q = Tq*(Ckq/Ckiq); 
Teq_imq = Tiq; 
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table = [y;Tb;Ckb;TPCb;Tq;Ckq;TPCq;Tiq;Ckiq;TPCiq;Teq_bin;Teq_imq;Teq_q]; 
fprintf(,%2.0nt%5.0f\t%5.0nt%2.3f\t%5.0f\t%5.0f\t%2.3f\t%5.0f\t%5.0f\t%2.3f\t%5.0f\t%5.0f\t%5.0f 
\n', table) 
end 
end 
% 2) The 2nd half is used for plotting 
Nmax = 10; %Nmax = 15; 
Nmin = 4; 
Nmaxmin = Nmax-Nmin+1; 
N = Nmin:Nmax; 
value_ofy = 4; %value_ofy = 8; number of tags that exist simultaneously for reading can also be 8. 
y = value_ofy; 
forj=1:Nmaxmin; 
if(y>=2A(N(j)-1)) 
y=2A(N(j)-1); 
x = log(y)/log(2); 
z = ceil(x)-1; 
x1 =(N+2)*(ceil(0.5*(y-3))+y+1); 
else 
x = log(y)/log(2); 
z = ceil(x)-1; 
x1 = (N+2)*(ceil(0.5*(y-3))+y+1); 
end 
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if ((y>=2)&&(y<=2A(N(j)-2))) 
Tb(j) = (2A(z+2))+2V(N(j)-z-1)-1; 
Ckb(j) = y*(2*N(j)-1)+3; 
else 
Tb(j) = (2A(z+1))*(N(j)-z)+(2>3); 
CkbQ) = y*(2*N(j)-1); 
end 
TPCb(j) = Tb(j)/Ckb(j); 
Tq(j) = z+4*y; 
Ckq(j) = (2>1)*(N(j)+2); 
TPCq(j) = Tq(j)/Ckq(j); 
Tiq(j) = z+4*y; 
Ckiq(j) = 0.0; 
forcount2 = 0:(z-1); 
Ckiq(j) = Ckiq(j) + 
((floor((y-(2A(count2+1 ))-1 )/((2A(count2+2)))))+1 )*(N(j)+1 -count2); 
end 
Ckiq(j) = Ckiq(j) + x1(j); 
TPCiq(j) = Tiq(j)/Ckiq(j); 
Teq_bin(j) = Tb(j)*(Ckb(j)/Ckiq(j)); 
Teq_q(j) = Tq(j)*(CkqO)/Ckiq(j)); 
Teq_imq(j) = Tiq(j); 
y=value_ofy; 
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figure 
subplot(221) 
plot (N.Tb) 
hold on 
plot (N,Tq, '*') 
hold on 
plot (N,Tiq, V) 
%title ('Binary, Query, and Improved-Query: No. of Transitions ') 
xlabel ('Number of bits') 
ylabel ('Number of Transitions') 
subplot(222) 
plot (N.Ckb) 
hold on 
plot (N.Ckq, '*') 
hold on 
plot (N.Ckiq,'+') 
%title (Binary, Query, and Improved-Query: Clock Cycles') 
xlabel ('Number of bits') 
ylabel ('Number of Clock cycles') 
subplot(223) 
plot (N.TPCb,'-') 
hold on 
plot (N.TPCq, '*') 
hold on 
plot (N,TPCiq, •+') 
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%title ('Binary, Query, and Improved-Query: Transition per Clock Cylces') 
xlabel ('Number of bits') 
ylabel (Transitions per Clock cycle') 
subplot(224) 
plot (N,Teq_bin,'-') 
hold on 
plot (N,Teq_q, '*') 
hold on 
plot (N,Teq_imq,'+') 
%title ('Power with equal Clock Cylces') 
xlabel ('Number of bits') 
ylabel ('Power') 
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B.2. MATLAB Program for Comparison of Binary, 
Improved-Query, and Combined-Binary Protocols 
% Mat lab code for comparison of Binary, Improved-Query, and Improved-Binary-
%Query (or the proposed protocol) 
%Graph and Table for Binary, Improved-Query, and Improved-Binary-Query: 
%Worst Case Analysis: Power Calculation 
%Comparison of Binary, Improved-Query, and Improved-Binary-Query in terms of Number of 
%Transitions, Clock Cycles, energy, and Power: from tag side, where the tag in question is the last 
%tag to be read 
%y is number of tags present and z is used to denote ceil(log2(y))-1 
%Equal clock cycles used to determine power 
%Equivalent transitions are based on the Imp-Query Clock Cycle 
%Table shows Transitions for Binary, Improved-Query, and Improved-Binary-Query. 
%Graph shows Transitions, Clock Cycles, Energy, and Power for: 
%Binary, Improved-Query, and Improved-Binary-Query protocols 
%Modified on November 22, 2007 
% 1) the first half of the program: Output will be in table form 
clc; 
Nmax = 7; 
for N = 3:Nmax; %N (number of bits) 
fprintf('\nNumber of ID bits = %2.0f\n',N) 
fprintf(Tags\tTb\t\tCkb\tTPCb\tTcbq\tCkcbq\t\tTPCcbq\tTiq\t\tCkiq\tTPCiq\tTeq_bin\tTeq_imq 
\tTeq_cbq\n') 
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fprintff \t \t\t \t \t \t \t\t \t \t\t \t \t \t \t. 
_\n ' ) 
for y = 2:(2AN); %The number of tags of the total tags 
if (y>=2A(N-1)) 
x = log(2A(N-1))/log(2); 
x1 = (N+2)*(ceil(0.5*((2A(N-1))-3))+(2A(N-1))+1); 
else 
x = log(y)/log(2); 
x1 =(N+2)*(ceil(0.5*(y-3))+y+1); 
end 
z = ceil(x)-1; 
if ((y>=2)&&(y<=2A(N-2))) 
Tb = (2A(z+2))+2*y*(N-z-1 )-1; 
Ckb = y*(2*N-1)+3; 
elseif ((y>2A(N-2)))&&(y<=2A(N-1)) 
Tb = (2A(z+1 ))*(N-z)+(2*y-3); 
Ckb = y*(2*N-1); 
else 
Tb = (2A(z+1))*(N-z)+(2*(2A(N-1))-3); 
Ckb = (2A(N-1))*(2*N-1); 
end 
if (y>=2A(N-1)) 
%lmproved-Binary-Query Section or combined-Binary-Query 
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Tibq = (2A(z+1)) + (2-(2A(N-1)))*z + N*(2A(N-1))+2; 
Tibq = Tibq - ((2A(z+1))+(2A(N-1))*(N-z-2)-1); 
%Where, T11+T12 = ((2A(z+1))+y*(N-z-2)-1) 
Ckibq = (2A(N-1))*(N+3)-1; 
Tiq = z+4*(2A(N-1)); 
%Where, T11+T12 = ((2 A(z+2))+2*y*(N-z-2)-N+z); 
Ckiq = 0.0; 
forcount2 = 0:(z-1); 
Ckiq = Ckiq + 
((floor((2A(N-1 )-(2A(count2+1 ))-1 )/((2A(count2+2)))))+1 )*(N+1 -count2); 
end 
Ckiq = Ckiq + x1; 
else 
%lmproved-Binary-Query Section 
Tibq = (2A(z+1)) + (2-y)*z + N*y +2; 
Tibq = Tibq - ((2A(z+1))+y*(N-z-2)-1); 
Ckibq = y*(N+3)-1; 
Tiq = z+4*y; 
Ckiq = 0.0; 
for count2 = 0:(z-1); 
Ckiq = Ckiq + 
((floor((y-(2A(count2+1 ))-1 )/((2A(count2+2)))))+1 )*(N+1 -count2); 
end 
Ckiq = Ckiq + x1; 
end 
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TPCb = Tb/Ckb; 
TPCibq = Tibq/Ckibq; 
TPCiq = Tiq/Ckiq; 
Teq_bin = Tb*(Ckb/Ckiq); 
Teq_ibq = Tibq*(Ckibq/Ckiq); 
Teq_imq = Tiq; 
table = [y;Tb;Ckb;TPCb;Tibq;Ckibq;TPCibq;Tiq;Ckiq;TPCiq;Teq_bin;Teq_imq;Teq_ibq]; 
fprintf('%2.0f\t%5.0f\t%5.0f\t%2.3f\t%5.0f\t%5.0f\t%2.3f\t%5.0f\t%5.0f\t%2.3f\t%5.0f\t%5.0f\t%5.0f 
\n',table) 
end 
end 
% 2) the 2nd half of the program: Output will be in graph form 
Nmax = 10; %Nmax = 15; 
Nmin = 4; 
Nmaxmin = Nmax-Nmin+1; 
N = Nmin:Nmax; 
value_ofy = 4; %value_of y = 8; 
y = value_ofy; 
for j=1:Nmaxmin; 
if(y>=2A(N(j)-1)) 
y=2A(N(j)-1); 
x = log(y)/log(2); 
z = ceil(x)-1; 
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x1 = (N+2)*(ceil(0.5*(y-3))+y+1); %part that adds in Tiq 
else 
x = log(y)/log(2); 
z = ceil(x)-1; 
x1 = (N+2)*(ceil(0.5*(y-3))+y+1); %part that adds in Tiq 
end 
if ((y>=2)&&(y<=2A(N(j)-2))) 
TbG) = (2A(z+2))+2*y*(N(j)-z-1)-1; 
Ckb(j) = y*(2*N(j)-1)+3; 
else 
Tb(j) = (2A(z+l)r(N(j)-z)+(2>3); 
Ckb(j) = y*(2*N(j)-1); 
end 
TPCb(j) = Tb(j)/Ckb(j); 
%lmproved-Binary-Query Section 
Tibq(j) = (2A(z+1)) + (2-y)*z + N(j)*y +2; 
Tibq(j) = Tibq(j) - ((2A(z+1))+y*(N(j)-z-2)-1); 
Ckibq(j) = y*(N(j)+3)-1; 
TPCibq(j) = Tibq(j)/Ckibq(j); 
Tiq(j) = z+4*y; 
Ckiq(j) = 0.0; 
forcount2 = 0:(z-1); 
Ckiq(j) = Ckiq(j) + 
((floor((y-(2A(count2+1 ))-1 )/((2A(count2+2)))))+1 )*(N(j)+1 -count2); 
end 
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Ckiq(j) = Ckiq(j) + x1 (j); 
TPCiq(j) = Tiq(j)/Ckiq(j); 
Teq_bin(j) = Tb(j)*(CkbG)/Ckiq(j)); 
Teq_ibq(j) = Tibq(j)*(Ckibq(j)/Ckiq(j)); 
Teq_imq(j) = Tiq(j); 
y=value_ofy; 
end 
figure 
subplot(221) 
plot (N,Tb) 
hold on 
plot (N.Tibq, '*') 
hold on 
plot (N.Tiq, V) 
%title ('Binary, Improved-Query, and Improved-Binary-Query: No. of Transitions ') 
xlabel ('Number of bits(N)1) 
ylabel ('Number of State Transitions') 
subplot(222) 
plot (N.Ckb) 
hold on 
plot (N,Ckibq, '*') 
hold on 
plot (N.Ckiq,'+') 
%title ('Binary, Improved-Query, and Improved-Binary-Query: Clock Cylces') 
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xlabel ('Number of bits(N)') 
ylabel ('Number of Clock Cycles') 
subplot(223) 
plot (NTPCb,'-') 
hold on 
plot (N.TPCibq, '*') 
hold on 
plot (N.TPCiq,'+') 
%title ('Binary, Improved-Query, and Improved-Binary-Query: Transition per Clock Cylces') 
xlabel ('Number of bits(N)') 
ylabel (Transitions per Clock Cycle') 
subplot(224) 
plot (N.TeqJbin,'-') 
hold on 
plot (N,Teq_ibq, '*') 
hold on 
plot (N,Teq_imq,'+') 
%title ('Binary, Improved-Query, and Improved-Binary-Query: Power with equal Clock Cylces') 
xlabel ('Number of bits(N)') 
ylabel ('Power') 
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